FCVTZSN

Floating-point narrowing convert to interleaved signed integer, rounding toward zero

This instruction converts each floating-point element of the pair of source vectors to half-width signed integer nearer to zero, and places the two-way interleaved results in the corresponding half-width elements of the destination vector.

This instruction is unpredicated.

SVE2
(FEAT_SVE2p3 || FEAT_SME2p3)

313029282726252423222120191817161514131211109876543210
01100101size001101001100Zn0Zd
U

Encoding

FCVTZSN <Zd>.<T>, { <Zn1>.<Tb>-<Zn2>.<Tb> }

Decode for this encoding

if !IsFeatureImplemented(FEAT_SVE2p3) && !IsFeatureImplemented(FEAT_SME2p3) then EndOfDecode(Decode_UNDEF); end; if size == '00' then EndOfDecode(Decode_UNDEF); end; let esize : integer{} = 8 << UInt(size); let n : integer = UInt(Zn::'0'); let d : integer = UInt(Zd); let unsigned : boolean = FALSE; let rounding : FPRounding = FPRounding_ZERO;

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in size:

size <T>
00 RESERVED
01 B
10 H
11 S
<Zn1>

Is the name of the first scalable vector register of the source multi-vector group, encoded as "Zn" times 2.

<Tb>

Is the size specifier, encoded in size:

size <Tb>
00 RESERVED
01 H
10 S
11 D
<Zn2>

Is the name of the second scalable vector register of the source multi-vector group, encoded as "Zn" times 2 plus 1.


2025-09_diff_tag 2025-11-28 16:29:05

Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.