SHA512 hash update part 1
This instruction takes the values from the three 128-bit source SIMD&FP registers and produces a 128-bit output value that combines the sigma1 and chi functions of two iterations of the SHA512 calculation. It returns this value to the destination SIMD&FP register.
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | Rm | 1 | 0 | 0 | 0 | 0 | 0 | Rn | Rd | ||||||||||||
| O | opcode | ||||||||||||||||||||||||||||||
if !IsFeatureImplemented(FEAT_SHA512) then EndOfDecode(Decode_UNDEF); end; let d : integer{} = UInt(Rd); let n : integer{} = UInt(Rn); let m : integer{} = UInt(Rm);
| <Qd> |
Is the 128-bit name of the SIMD&FP source and destination register, encoded in the "Rd" field. |
| <Qn> |
Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field. |
| <Vm> |
Is the name of the third SIMD&FP source register, encoded in the "Rm" field. |
AArch64_CheckFPAdvSIMDEnabled(); var Vtmp : bits(128); var MSigma1 : bits(64); var tmp : bits(64); let x : bits(128) = V{}(n); let y : bits(128) = V{}(m); let w : bits(128) = V{}(d); MSigma1 = ROR(y[127:64], 14) XOR ROR(y[127:64], 18) XOR ROR(y[127:64], 41); Vtmp[127:64] = (y[127:64] AND x[63:0]) XOR (NOT(y[127:64]) AND x[127:64]); Vtmp[127:64] = (Vtmp[127:64] + MSigma1 + w[127:64]); tmp = Vtmp[127:64] + y[63:0]; MSigma1 = ROR(tmp, 14) XOR ROR(tmp, 18) XOR ROR(tmp, 41); Vtmp[63:0] = (tmp AND y[127:64]) XOR (NOT(tmp) AND x[63:0]); Vtmp[63:0] = (Vtmp[63:0] + MSigma1 + w[63:0]); V{128}(d) = Vtmp;
This instruction is a data-independent-time instruction as described in About PSTATE.DIT.
2025-09_diff_tag 2025-11-28 16:29:05
Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.