GICR_ISENABLER0, Interrupt Set-Enable Register 0

The GICR_ISENABLER0 characteristics are:

Purpose

Enables forwarding of the corresponding SGI or PPI to the CPU interfaces.

Configuration

A copy of this register is provided for each Redistributor.

Attributes

GICR_ISENABLER0 is a 32-bit register.

Field descriptions

The GICR_ISENABLER0 bit assignments are:

313029282726252423222120191817161514131211109876543210
Set_enable_bit31Set_enable_bit30Set_enable_bit29Set_enable_bit28Set_enable_bit27Set_enable_bit26Set_enable_bit25Set_enable_bit24Set_enable_bit23Set_enable_bit22Set_enable_bit21Set_enable_bit20Set_enable_bit19Set_enable_bit18Set_enable_bit17Set_enable_bit16Set_enable_bit15Set_enable_bit14Set_enable_bit13Set_enable_bit12Set_enable_bit11Set_enable_bit10Set_enable_bit9Set_enable_bit8Set_enable_bit7Set_enable_bit6Set_enable_bit5Set_enable_bit4Set_enable_bit3Set_enable_bit2Set_enable_bit1Set_enable_bit0

Set_enable_bit<x>, bit [x], for x = 31 to 0

For PPIs and SGIs, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Set_enable_bit<x>Meaning
0b0

If read, indicates that forwarding of the corresponding interrupt is disabled.

If written, has no effect.

0b1

If read, indicates that forwarding of the corresponding interrupt is enabled.

If written, enables forwarding of the corresponding interrupt.

After a write of 1 to this bit, a subsequent read of this bit returns 1.

On a GIC reset, this field resets to 0.

Accessing the GICR_ISENABLER0

When affinity routing is not enabled for the Security state of an interrupt in GICR_ISENABLER0, the corresponding bit is RAZ/WI and equivalent functionality is provided by GICD_ISENABLER<n> with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by GICD_ISENABLER<n>.

When GICD_CTLR.DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.

GICR_ISENABLER0 can be accessed through the memory-mapped interfaces:

ComponentFrameOffsetInstance
GIC RedistributorSGI_base0x0100GICR_ISENABLER0

This interface is accessible as follows:


30/03/2021 20:51; e3551d56dc294a4d55296a6c10544191ada08a8e

Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.