CTICHINSTATUS, CTI Channel In Status register

The CTICHINSTATUS characteristics are:

Purpose

Provides the raw status of the ECT channel inputs to the CTI.

Configuration

CTICHINSTATUS is in the Debug power domain.

Attributes

CTICHINSTATUS is a 32-bit register.

Field descriptions

The CTICHINSTATUS bit assignments are:

313029282726252423222120191817161514131211109876543210
CHIN31CHIN30CHIN29CHIN28CHIN27CHIN26CHIN25CHIN24CHIN23CHIN22CHIN21CHIN20CHIN19CHIN18CHIN17CHIN16CHIN15CHIN14CHIN13CHIN12CHIN11CHIN10CHIN9CHIN8CHIN7CHIN6CHIN5CHIN4CHIN3CHIN2CHIN1CHIN0

CHIN<n>, bit [n], for n = 31 to 0

Input channel <n> status.

Bits [31:N] are RAZ. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

CHIN<n>Meaning
0b0

Input channel <n> is inactive.

0b1

Input channel <n> is active.

If the ECT channels do not support multicycle events then it is IMPLEMENTATION DEFINED whether an input channel can be observed as active.

Accessing the CTICHINSTATUS

CTICHINSTATUS can be accessed through the external debug interface:

ComponentOffsetInstance
CTI0x138CTICHINSTATUS

Accesses on this interface are RO.


30/03/2021 20:51; e3551d56dc294a4d55296a6c10544191ada08a8e

Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.