The DISR characteristics are:
Records that an SError interrupt has been consumed by an ESB instruction.
AArch32 System register DISR bits [31:0] are architecturally mapped to AArch64 System register DISR_EL1[31:0] when the highest implemented Exception level is using AArch64.
This register is present only when FEAT_RAS is implemented. Otherwise, direct accesses to DISR are UNDEFINED.
DISR is a 32-bit register.
The DISR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
A | RES0 | AET | EA | RES0 | DFSC |
Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is RES0.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Asynchronous Error Type. See the description of HSR.AET for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
External abort Type. See the description of HSR.EA for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Fault Status Code. See the description of HSR.DFSC for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
A | RES0 | AET | RES0 | ExT | RES0 | FS[4] | LPAE | RES0 | FS[3:0] |
Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is RES0.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Asynchronous Error Type. See the description of DFSR.AET for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
External abort Type. See the description of DFSR.ExT for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Fault Status Code. See the description of DFSR.FS for an SError interrupt.
The FS field is split as follows:
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Format.
LPAE | Meaning |
---|---|
0b0 |
Using the Short-descriptor translation table format. |
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
A | RES0 | AET | RES0 | ExT | RES0 | LPAE | RES0 | STATUS |
Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is RES0.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Asynchronous Error Type. See the description of DFSR.AET for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
External abort Type. See the description of DFSR.ExT for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Format.
LPAE | Meaning |
---|---|
0b1 |
Using the Long-descriptor translation table format. |
On a Warm reset, this field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Fault Status Code. See the description of DFSR.FS for an SError interrupt.
On a Warm reset, this field resets to an architecturally UNKNOWN value.
An indirect write to DISR made by an ESB instruction does not require an explicit synchronization operation for the value that is written to be observed by a direct read of DISR occurring in program order after the ESB instruction.
DISR is RAZ/WI if EL3 is implemented, the PE is in Non-debug state, and any of the following apply:
Accesses to this register use the following encodings:
coproc | opc1 | CRn | CRm | opc2 |
---|---|---|---|---|
0b1111 | 0b000 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T12 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T12 == '1' then AArch32.TakeHypTrapException(0x03); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.AMO == '1' then return VDISR_EL2; elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.AMO == '1' then return VDISR; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && !Halted() && SCR_EL3.EA == '1' then return Zeros(); elsif HaveEL(EL3) && ELUsingAArch32(EL3) && !Halted() && SCR.EA == '1' then return Zeros(); else return DISR; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && !ELUsingAArch32(EL3) && !Halted() && SCR_EL3.EA == '1' then return Zeros(); elsif HaveEL(EL3) && ELUsingAArch32(EL3) && !Halted() && SCR.EA == '1' then return Zeros(); else return DISR; elsif PSTATE.EL == EL3 then return DISR;
coproc | opc1 | CRn | CRm | opc2 |
---|---|---|---|---|
0b1111 | 0b000 | 0b1100 | 0b0001 | 0b001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T12 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T12 == '1' then AArch32.TakeHypTrapException(0x03); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.AMO == '1' then VDISR_EL2 = R[t]; elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.AMO == '1' then VDISR = R[t]; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && !Halted() && SCR_EL3.EA == '1' then //no operation elsif HaveEL(EL3) && ELUsingAArch32(EL3) && !Halted() && SCR.EA == '1' then //no operation else DISR = R[t]; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && !ELUsingAArch32(EL3) && !Halted() && SCR_EL3.EA == '1' then //no operation elsif HaveEL(EL3) && ELUsingAArch32(EL3) && !Halted() && SCR.EA == '1' then //no operation else DISR = R[t]; elsif PSTATE.EL == EL3 then DISR = R[t];
30/03/2021 20:51; e3551d56dc294a4d55296a6c10544191ada08a8e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.