TRCLSR, Lock Status Register

The TRCLSR characteristics are:

Purpose

Indicates whether the Software Lock is implemented, and the current status of the Software Lock.

For additional information, see the CoreSight Architecture Specification.

Configuration

This register is present only when FEAT_ETE is implemented. Otherwise, direct accesses to TRCLSR are RES0.

Attributes

TRCLSR is a 32-bit register.

Field descriptions

The TRCLSR bit assignments are:

313029282726252423222120191817161514131211109876543210
RES0nTTSLKSLI

Bits [31:3]

Reserved, RES0.

nTT, bit [2]

Software lock size.

Reads as 0b0.

Access to this field is RO.

SLK, bit [1]

The current Software Lock status.

SLKMeaning
0b0

Software Lock is unlocked.

0b1

Software Lock is locked. Writes to the other registers in this component, except for the TRCLAR, are ignored.

This field reads as 0.

SLI, bit [0]

Indicates whether the Software Lock is implemented.

SLIMeaning
0b0

Software Lock is not implemented. Writes to the TRCLAR are ignored.

0b1

Software Lock is implemented.

This field reads as 0.

Accessing the TRCLSR

External debugger accesses to this register are unaffected by the OS Lock.

TRCLSR can be accessed through the external debug interface:

ComponentOffsetInstance
ETE0xFB4TRCLSR

This interface is accessible as follows:


30/03/2021 20:51; e3551d56dc294a4d55296a6c10544191ada08a8e

Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.