SHA1M

SHA1 hash update (majority).

313029282726252423222120191817161514131211109876543210
01011110000Rm001000RnRd

Advanced SIMD

SHA1M <Qd>, <Sn>, <Vm>.4S

integer d = UInt(Rd); integer n = UInt(Rn); integer m = UInt(Rm); if !HaveSHA1Ext() then UNDEFINED;

Assembler Symbols

<Qd>

Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.

<Sn>

Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.

<Vm>

Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

Operation

AArch64.CheckFPAdvSIMDEnabled(); bits(128) X = V[d]; bits(32) Y = V[n]; // Note: 32 not 128 bits wide bits(128) W = V[m]; bits(32) t; for e = 0 to 3 t = SHAmajority(X<63:32>, X<95:64>, X<127:96>); Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32]; X<63:32> = ROL(X<63:32>, 30); <Y, X> = ROL(Y : X, 32); V[d] = X;

Operational information

If PSTATE.DIT is 1:


Internal version only: isa v30.3, AdvSIMD v27.04, pseudocode v85-xml-00bet9_rc1_1, sve v8.5-00bet9_rc1 ; Build timestamp: 2018-12-12T11:50

Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.