Copy two general-purpose registers to a pair of 32-bit SIMD&FP registers transfers the contents of two consecutively numbered single-precision Floating-point registers to two general-purpose registers, or the contents of two general-purpose registers to a pair of single-precision Floating-point registers. The general-purpose registers do not have to be contiguous.
Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be undefined, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.
It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
!= 1111 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | op | Rt2 | Rt | 1 | 0 | 1 | 0 | 0 | 0 | M | 1 | Vm | ||||||||||||
cond |
to_arm_registers = (op == '1'); t = UInt(Rt); t2 = UInt(Rt2); m = UInt(Vm:M); if t == 15 || t2 == 15 || m == 31 then UNPREDICTABLE; if to_arm_registers && t == t2 then UNPREDICTABLE;
If to_arm_registers && t == t2, then one of the following behaviors must occur:
If m == 31, then one of the following behaviors must occur:
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | op | Rt2 | Rt | 1 | 0 | 1 | 0 | 0 | 0 | M | 1 | Vm |
to_arm_registers = (op == '1'); t = UInt(Rt); t2 = UInt(Rt2); m = UInt(Vm:M); if t == 15 || t2 == 15 || m == 31 then UNPREDICTABLE; if to_arm_registers && t == t2 then UNPREDICTABLE;
If to_arm_registers && t == t2, then one of the following behaviors must occur:
If m == 31, then one of the following behaviors must occur:
For more information about the constrained unpredictable behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors, and particularly VMOV (between two general-purpose registers and two single-precision registers).
<Rt2> |
Is the second general-purpose register that <Sm1> will be transferred to or from, encoded in the "Rt2" field. |
<Rt> |
Is the first general-purpose register that <Sm> will be transferred to or from, encoded in the "Rt" field. |
<Sm1> |
Is the 32-bit name of the second SIMD&FP register to be transferred. This is the next SIMD&FP register after <Sm>. |
<Sm> |
Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Vm:M" field. |
<c> |
<q> |
if ConditionPassed() then EncodingSpecificOperations(); CheckVFPEnabled(TRUE); if to_arm_registers then R[t] = S[m]; R[t2] = S[m+1]; else S[m] = R[t]; S[m+1] = R[t2];
If CPSR.DIT is 1 and this instruction passes its condition execution check:
Internal version only: isa v00_98, pseudocode v8.5-2019-06_rc2-5-g22901f2 ; Build timestamp: 2019-06-27T01:26
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.