DLR_EL0, Debug Link Register

The DLR_EL0 characteristics are:

Purpose

In Debug state, holds the address to restart from.

Configuration

AArch64 System register DLR_EL0 bits [31:0] are architecturally mapped to AArch32 System register DLR[31:0] .

Attributes

DLR_EL0 is a 64-bit register.

Field descriptions

The DLR_EL0 bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
Restart address
Restart address
313029282726252423222120191817161514131211109876543210

Bits [63:0]

Restart address.

Accessing the DLR_EL0

Accesses to this register use the following encodings:

MRS <Xt>, DLR_EL0

op0op1CRnCRmop2
0b110b0110b01000b01010b001

if !Halted() then UNDEFINED; else return DLR_EL0;

MSR DLR_EL0, <Xt>

op0op1CRnCRmop2
0b110b0110b01000b01010b001

if !Halted() then UNDEFINED; else DLR_EL0 = X[t];




27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.