The IC IALLUIS characteristics are:
Invalidate all instruction caches in Inner Shareable domain to Point of Unification.
AArch64 System instruction IC IALLUIS performs the same function as AArch32 System instruction ICIALLUIS.
IC IALLUIS is a 64-bit System instruction.
IC IALLUIS ignores the value in the register specified by the instruction encoding. Software does not have to write a value to the register before issuing this instruction.
Accesses to this instruction use the following encodings:
Rt | op0 | op1 | op2 | CRn | CRm |
---|---|---|---|---|---|
0b11111 | 0b01 | 0b000 | 0b000 | 0b0111 | 0b0001 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TPU == '1' then AArch64.SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TICAB == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else IC_IALLUIS(); elsif PSTATE.EL == EL2 then IC_IALLUIS(); elsif PSTATE.EL == EL3 then IC_IALLUIS();
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.