The GICC_PMR characteristics are:
This register provides an interrupt priority filter. Only interrupts with a higher priority than the value in this register are signaled to the PE.
Higher interrupt priority corresponds to a lower value of the Priority field.
RW fields in this register reset to architecturally UNKNOWN values.
This register is available in all configurations of the GIC. If the GIC implementation supports two Security states this register is Common.
GICC_PMR is a 32-bit register.
The GICC_PMR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | Priority |
Reserved, RES0.
The priority mask level for the CPU interface. If the priority of the interrupt is higher than the value indicated by this field, the interface signals the interrupt to the PE.
If the GIC implementation supports fewer than 256 priority levels some bits might be RAZ/WI, as follows:
See Interrupt prioritization for more information.
This field resets to an architecturally UNKNOWN value.
If the GIC implementation supports two Security states:
See 'Priority control of Secure and Non-secure interrupts' in the GICv3 Architecture Specification for more information.
Component | Offset | Instance |
---|---|---|
GIC CPU interface | 0x0004 | GICC_PMR |
This interface is accessible as follows:
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.