The CTICONTROL characteristics are:
Controls whether the CTI is enabled.
CTICONTROL is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.
CTICONTROL is a 32-bit register.
The CTICONTROL bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | GLBEN |
Reserved, RES0.
Enables or disables the CTI mapping functions. Possible values of this field are:
GLBEN | Meaning |
---|---|
0b0 |
CTI mapping functions and application trigger disabled. |
0b1 |
CTI mapping functions and application trigger enabled. |
When GLBEN is 0, the input channel to output trigger, input trigger to output channel, and application trigger functions are disabled and do not signal new events on either output triggers or output channels. If a previously asserted output trigger has not been acknowledged, it remains asserted after the mapping functions are disabled. All output triggers are disabled by CTI reset.
If the ECT supports multicycle channel events any existing output channel events will be terminated.
On a External debug reset, this field resets to 0.
Component | Offset | Instance |
---|---|---|
CTI | 0x000 | CTICONTROL |
This interface is accessible as follows:
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.