(old) | htmldiff from- | (new) |
The TLBI RVALE2IS characteristics are:
When EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:
The entry is a stage 1 translation table entry.entry, from the final level of the translation table walk.
The entry is a global entry from the final level of lookup.
The entry is a non-global entry from the final level of lookup that matches the specified ASID.
The entry would be used to translate the specified VA, inand theone specifiedof range determined by the formulafollowing [BaseADDR <= VA < BaseADDR + ((NUM +1)*2^(5*SCALE +1) * Translation_Granule_Size)] using the EL2 or EL2&0 translation regime.applies:
IfWhen EL2 is implemented and enabled in the current Security state: HCR_EL2.E2H == 0, the entry is from the final level of the translation table walk.
If HCR_EL2..{E2H, ==TGE} is not {1, one1}, ofthe entry would be used with the followingcurrent applies:VMID and would be required to translate the specified VA using the EL2 translation regime.
The entry is a global entry from the final level of translation table walk.
The entry is a non-global entry from the final level of the translation table walk and matches the specified ASID.
If HCR_EL2.{E2H, TGE} is {1, 1}, the entry would be required to translate the specified VA using the EL2&0 translation regime.
The entry is within the address range determined by the formula [BaseADDR <= VA < BaseADDR + ((NUM +1)*2^(5*SCALE +1) * Translation_Granule_Size)].
The invalidation only applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this System instruction.
The range of addresses invalidated is UNPREDICTABLE when:
For the 4K translation granule:
If TTL==01 and BaseADDR[29:12] is not equal to 000000000000000000.
If TTL==10 and BaseADDR[20:12] is not equal to 000000000.
For the 16K translation granule:
For the 64K translation granule:
If TTL==01 and BaseADDR[41:16] is not equal to 00000000000000000000000000.
If TTL==10 and BaseADDR[28:16] is not equal to 0000000000000.
For more information about the architectural requirements for this instruction see 'Invalidation of TLB entries from stage 2 translations' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
This instruction is present only when ARMv8.4-TLBI is implemented. Otherwise, direct accesses to TLBI RVALE2IS are UNDEFINED.
TLBI RVALE2IS is a 64-bit System instruction.
The TLBI RVALE2IS input value bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
ASID | TG | SCALE | NUM | TTL | BaseADDR | ||||||||||||||||||||||||||
BaseADDR | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ASID value to match. Any TLB entries that match the ASID value and VA value will be affected by this System instruction.operation.
Global TLB entries that match the VA value will be affected by this System instructionoperation, regardless of the value of the ASID field.
If the implementation supports 16 bits of ASID, but only 8 bits are being used in the context being invalidated, the upper bits are RES0.
Reserved, RES0.
Translation granule size.
TG | Meaning |
---|---|
0b00 | Reserved. |
0b01 | 4K translation granule. |
0b10 | 16K translation granule. |
0b11 | 64K translation granule. |
The instruction takes a translation granule size for the translations that are being invalidated. If the translations used a different translation granule size than the one being specified, then the architecture does not require that the instruction invalidates any entries.
The exponent element of the calculation that is used to produce the upper range.
The base element of the calculation that is used to produce the upper range.
TTL Level hint. The TTL hint is only guaranteed to invalidate entries in the range that match the level described by the TTL hint.
TTL | Meaning |
---|---|
0b00 | The entries in the range can be using any level for the translation table entries. |
0b01 | When using a 4KB or 64KB translation granule, all entries to invalidate are Level 1 translation table entries. When using a 16KB translation granule, this value is reserved and hardware should treat this field as 0b00. |
0b10 | All entries to invalidate are Level 2 translation table entries. |
0b11 | All entries to invalidate are Level 3 translation table entries. |
The starting address for the range of the maintenance instruction.
When using a 4KB translation granule, this field is BaseADDR[48:12].
When using a 16KB translation granule, this field is BaseADDR[50:14].
When using a 64KB translation granule, this field is BaseADDR[52:16].
Accesses to this instruction use the following encodings:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b100 | 0b1000 | 0b0010 | 0b101 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then TLBI_RVALE2IS(X[t]); elsif PSTATE.EL == EL3 then if !EL2Enabled() then UNDEFINED; else TLBI_RVALE2IS(X[t]);
2713/0312/20192018 2116:5942; e5e4db499bf9867a4b93324c4dbac985d3da93766379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-20192010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |