The DIT characteristics are:
Allows access to the Data Independent Timing bit.
This register is present only when ARMv8.4-DIT is implemented. Otherwise, direct accesses to DIT are UNDEFINED.
Some or all RW fields of this register have defined reset values. These apply only if the PE resets into an Exception level that is using AArch64. Otherwise, RW fields in this register reset to architecturally UNKNOWN values.
DIT is a 64-bit register.
The DIT bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
RES0 | |||||||||||||||||||||||||||||||
RES0 | DIT | RES0 | |||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved, RES0.
Data Independent Timing.
DIT | Meaning |
---|---|
0b0 |
The architecture makes no statement about the timing properties of any instructions. |
0b1 |
The architecture requires that:
|
The data processing instructions affected by this bit are:
All cryptographic instructions. These instructions are:
A subset of those instructions which use the general-purpose register file. These instructions are:
A subset of those instuctions which use the SIMD&FP register file. These instructions are:
The architecture makes no statement about the timing properties when the PSTATE.DIT bit is not set. However, it is likely that many of these instructions have timing that is invariant of the data in many situations.
In particular, Arm strongly recommends that the Armv8.3 pointer authentication instructions do not have their timing dependent on the key value used in the pointer authentication in all cases, regardless of the PSTATE.DIT bit.
This field resets to 0.
Reserved, RES0.
For details on the operation of the MSR (immediate) accessor, see MSR (immediate) in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
Accesses to this register use the following encodings:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b011 | 0b0100 | 0b0010 | 0b101 |
if PSTATE.EL == EL0 then return Zeros(39):PSTATE.DIT:Zeros(24); elsif PSTATE.EL == EL1 then return Zeros(39):PSTATE.DIT:Zeros(24); elsif PSTATE.EL == EL2 then return Zeros(39):PSTATE.DIT:Zeros(24); elsif PSTATE.EL == EL3 then return Zeros(39):PSTATE.DIT:Zeros(24);
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b011 | 0b0100 | 0b0010 | 0b101 |
if PSTATE.EL == EL0 then PSTATE.DIT = X[t]<24>; elsif PSTATE.EL == EL1 then PSTATE.DIT = X[t]<24>; elsif PSTATE.EL == EL2 then PSTATE.DIT = X[t]<24>; elsif PSTATE.EL == EL3 then PSTATE.DIT = X[t]<24>;
op0 | op1 | CRn | op2 |
---|---|---|---|
0b00 | 0b011 | 0b0100 | 0b010 |
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.