The GICR_IGRPMODR<n>E characteristics are:
When GICD_CTLR.DS==0, this register together with the GICR_IGROUPR<n>E registers, controls whether the corresponding interrupt is in:
RW fields in this register reset to architecturally UNKNOWN values.
This register is present only when GIC, >=3.1 is implemented. Otherwise, direct accesses to GICR_IGRPMODR<n>E are RES0.
When GICD_CLTR.DS==0, this register is Secure.
A copy of this register is provided for each Redistributor.
GICR_IGRPMODR<n>E is a 32-bit register.
The GICR_IGRPMODR<n>E bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Group_modifier_bit<x>, bit [x], for x = 0 to 31 |
Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in GICR_IGROUPR<n>E to form a 2-bit field that defines an interrupt group:
Group modifier bit | Group status bit | Definition | Short name |
---|---|---|---|
0b0 | 0b0 | Secure Group 0 | G0S |
0b0 | 0b1 | Non-secure Group 1 | G1NS |
0b1 | 0b0 | Secure Group 1 | G1S |
0b1 | 0b1 | Reserved, treated as Non-secure Group 1 | - |
This field resets to an architecturally UNKNOWN value.
For INTID m, when DIV and MOD are the integer division and modulo operations:
When affinity routing is not enabled for the Security state of an interrupt in GICR_IGRPMODR<n>E, the corresponding bit is RES0.
When GICD_CTLR.DS==0, the register is RAZ/WI to Non-secure accesses.
Bits corresponding to unimplemented interrupts are RAZ/WI.
Component | Frame | Offset | Instance |
---|---|---|---|
GIC Redistributor | SGI_base | 0x0D00 + 4n | GICR_IGRPMODR<n>E |
This interface is accessible as follows:
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.