The RMR characteristics are:
If EL1 or EL3 is the highest implemented Exception level and this register is implemented:
AArch32 System register RMR bits [31:0] are architecturally mapped to AArch64 System register RMR_EL1[31:0] when IsHighestEL(EL1).
AArch32 System register RMR bits [31:0] are architecturally mapped to AArch64 System register RMR_EL3[31:0] when HaveEL(EL3).
Only implemented if EL1 or EL3 is the highest implemented Exception level. In this case:
See the field descriptions for the reset values. These apply whenever the register is implemented.
RMR is a 32-bit register.
The RMR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RR | AA64 |
Reserved, RES0.
Reset Request. Setting this bit to 1 requests a Warm reset.
This field resets to 0.
When the highest implemented Exception level can use AArch64, determines which Execution state the PE boots into after a Warm reset:
AA64 | Meaning |
---|---|
0b0 |
AArch32. |
0b1 |
AArch64. |
On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.
If the highest implemented Exception level cannot use AArch64 this bit is RAZ/WI.
When implemented as a RW field, this field resets to 0 on a Cold reset.
When EL3 is implemented, Arm deprecates accessing this register from any PE mode other than Monitor mode.
Accesses to this register use the following encodings:
opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|
0b000 | 0b010 | 0b1100 | 0b1111 | 0b0000 |
if PSTATE.EL IN {EL3, EL1} && IsHighestEL(PSTATE.EL) then return RMR; else UNDEFINED;
opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|
0b000 | 0b010 | 0b1100 | 0b1111 | 0b0000 |
if PSTATE.EL IN {EL3, EL1} && IsHighestEL(PSTATE.EL) then RMR = R[t]; else UNDEFINED;
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.