The CNTFRQ_EL0 characteristics are:
This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.
AArch64 System register CNTFRQ_EL0 bits [31:0] are architecturally mapped to AArch32 System register CNTFRQ[31:0] .
RW fields in this register reset to architecturally UNKNOWN values.
CNTFRQ_EL0 is a 64-bit register.
The CNTFRQ_EL0 bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Clock frequency | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved, RES0.
Clock frequency. Indicates the system counter clock frequency, in Hz.
This field resets to an architecturally UNKNOWN value.
Accesses to this register use the following encodings:
op0 | CRn | op1 | op2 | CRm |
---|---|---|---|---|
0b11 | 0b1110 | 0b011 | 0b000 | 0b0000 |
if PSTATE.EL == EL0 then return CNTFRQ_EL0; elsif PSTATE.EL == EL1 then return CNTFRQ_EL0; elsif PSTATE.EL == EL2 then return CNTFRQ_EL0; elsif PSTATE.EL == EL3 then return CNTFRQ_EL0;
op0 | CRn | op1 | op2 | CRm |
---|---|---|---|---|
0b11 | 0b1110 | 0b011 | 0b000 | 0b0000 |
if IsHighestEL(PSTATE.EL) then CNTFRQ_EL0 = X[t]; else UNDEFINED;
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.