The ERRPIDR2 characteristics are:
Provides discovery information about the component.
For more information, see About the Peripheral identification scheme in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
Implementation of this register is OPTIONAL.
This register is present only when RAS is implemented. Otherwise, direct accesses to ERRPIDR2 are RES0.
ERRPIDR2 is a 32-bit register.
The ERRPIDR2 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REVISION | JEDEC | DES_1 |
Reserved, RES0.
Component major revision. This field and ERRPIDR3.REVAND together form the revision number of the component, with REVISION being the most significant part and REVAND the least significant part.
This field reads as an IMPLEMENTATION DEFINED value.
JEDEC-assigned JEP106 implementer code is used. This bit is RAO.
Designer, JEP106 identification code, bits [6:4]. ERRPIDR1.DES_0 and this field together form the JEDEC-assigned JEP106 identification code for the designer of the component.
This field reads as an IMPLEMENTATION DEFINED value.
For a component designed by Arm Limited, the JEP106 identification code is 0x3B.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PART_2 | JEDEC | DES_1 |
Reserved, RES0.
Part number, bits [15:12]
The part number is selected by the designer of the component. It is stored in this field, ERRPIDR1.PART_1 and ERRPIDR0.PART_0.
This field reads as an IMPLEMENTATION DEFINED value.
JEDEC-assigned JEP106 implementer code is used. This bit is RAO.
Designer, JEP106 identification code, bits [6:4]. ERRPIDR1.DES_0 and this field together form the JEDEC-assigned JEP106 identification code for the designer of the component.
This field reads as an IMPLEMENTATION DEFINED value.
For a component designed by Arm Limited, the JEP106 identification code is 0x3B.
Component | Offset | Instance |
---|---|---|
RAS | 0xFE8 | ERRPIDR2 |
Access on this interface is RO.
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.