The GICD_IGRPMODR<n> characteristics are:
When GICD_CTLR.DS==0, this register together with the GICD_IGROUPR<n> registers, controls whether the corresponding interrupt is in:
Some or all RW fields of this register have defined reset values.
When GICD_CLTR.DS==0, these registers are Secure.
The number of implemented GICD_IGROUPR<n> registers is (GICD_TYPER.ITLinesNumber+1). Registers are numbered from 0.
When GICD_CTLR.ARE_S==0 or GICD_CTLR.DS==1, the GICD_IGRPMODR<n> registers are RES0. An implementation can make these registers RAZ/WI in this case.
GICD_IGRPMODR<n> is a 32-bit register.
The GICD_IGRPMODR<n> bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Group_modifier_bit<x>, bit [x], for x = 0 to 31 |
Group modifier bit. When affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in GICD_IGROUPR<n> to form a 2-bit field that defines an interrupt group:
Group modifier bit | Group status bit | Definition | Short name |
---|---|---|---|
0b0 | 0b0 | Secure Group 0 | G0S |
0b0 | 0b1 | Non-secure Group 1 | G1NS |
0b1 | 0b0 | Secure Group 1 | G1S |
0b1 | 0b1 | Reserved, treated as Non-secure Group 1 | - |
This field resets to 0.
For INTID m, when DIV and MOD are the integer division and modulo operations:
See GICD_IGROUPR<n> for information about the GICD_IGRPMODR0 reset value.
When affinity routing is enabled for Secure state, GICD_IGRPMODR0 is RES0 and equivalent functionality is proved by GICR_IGRPMODR0.
When GICD_CTLR.DS==0, the register is RAZ/WI to Non-secure accesses.
Bits corresponding to unimplemented interrupts are RAZ/WI.
Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.
Component | Offset | Instance |
---|---|---|
GIC Distributor | 0x0D00 + 4n | GICD_IGRPMODR<n> |
This interface is accessible as follows:
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.