The AMDEVTYPE characteristics are:
Indicates to a debugger that this component is part of a PE's performance monitor interface.
The power domain of AMDEVTYPE is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMDEVTYPE are RES0.
AMDEVTYPE is a 32-bit register.
The AMDEVTYPE bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | SUB | MAJOR |
Reserved, RES0.
Subtype. Reads as 0x1, to indicate this is a component within a PE.
Major type. Reads as 0x6, to indicate this is a performance monitor component.
Component | Offset | Instance |
---|---|---|
AMU | 0xFCC | AMDEVTYPE |
Access on this interface is RO.
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.