The CTIDEVARCH characteristics are:
Identifies the programmers' model architecture of the CTI component.
If the CTI is CTIv1, this register is OPTIONAL. If the CTI is CTIv2, this register is mandatory.
Arm recommends that the CTI is CTIv2.
In an Armv8.5 compliant implementation the CTI must be CTIv2.
If this register is not implemented, CTIDEVAFF0 and CTIDEVAFF1 are also not implemented.
CTIDEVARCH is in the Debug power domain.
Implementation of this register is OPTIONAL.
CTIDEVARCH is a 32-bit register.
The CTIDEVARCH bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ARCHITECT | PRESENT | REVISION | ARCHID |
Defines the architecture of the component. For CTI, this is Arm Limited.
Bits [31:28] are the JEP106 continuation code, 0x4.
Bits [27:21] are the JEP106 ID code, 0x3B.
When set to 1, indicates that the DEVARCH is present.
This field is 1 in Armv8.
Revision.
Defines the architecture revision of the component.
REVISION | Meaning | Applies when |
---|---|---|
0b0000 |
First revision. | |
0b0001 |
As 0b0000, and also adds support for CTIDEVCTL. | When ARMv8.3-DoPD is implemented |
All other values are reserved.
Defines this part to be an Armv8 debug component. For architectures defined by Arm this is further subdivided.
For CTI:
This corresponds to CTI architecture version CTIv2.
Component | Offset | Instance |
---|---|---|
CTI | 0xFBC | CTIDEVARCH |
Access on this interface is RO.
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.