The CPPRCTX characteristics are:
Cache Prefetch Prediction Restriction by Context applies to all Cache Allocation Resources that predict cache allocations based on information gathered within the target execution context or contexts.
When this instruction is complete and synchronized, cache prefetch prediction does not permit later speculative execution within the target execution context to be observable through side channels.
This instruction applies to all:
This instruction is guaranteed to be complete following a DSB that covers both read and write behavior on the same PE as executed the original restriction instruction, and a subsequent context synchronization event is required to ensure that the effect of the completion of the instructions is synchronized to the current execution.
This instruction does not require the invalidation of Cache Allocation Resources so long as the behavior described for completion of this instruction is met by the implementation.
On some implementations the instruction is likely to take a significant number of cycles to execute. This instruction is expected to be used very rarely, such as on the roll-over of an ASID or VMID, but should not be used on every context switch.
This instruction is present only when ARMv8.0-PredInv is implemented. Otherwise, direct accesses to CPPRCTX are UNDEFINED.
CPPRCTX is a 32-bit System instruction.
The CPPRCTX input value bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | GVMID | NS | EL | VMID | 0 | 0 | 0 | 0 | 0 | 0 | 0 | GASID | ASID |
Reserved, RES0.
Execution of this instruction applies to all VMIDs or a specified VMID.
GVMID | Meaning |
---|---|
0b0 |
Applies to specified VMID for an EL0 or EL1 context. For all other contexts this field is RES0. |
0b1 |
Applies to all VMIDs for an EL0 or EL1 context. For all other contexts this field is RES0. |
If the instruction is executed at EL0 or EL1, then this field has an Effective value of 0.
Security State.
NS | Meaning |
---|---|
0b0 |
Secure state. |
0b1 |
Non-secure state. |
If the instruction is executed in Non-secure state, this field is treated as 1.
Exception Level.
EL | Meaning |
---|---|
0b00 |
EL0. |
0b01 |
EL1. |
0b10 |
EL2. |
0b11 |
EL3. |
If the instruction is executed at an exception level lower than the specified level, this instruction is treated as a NOP.
Only applies when bit[27] is 0 and either:
Otherwise this field is RES0.
When the instruction is executed at EL1 then this field is treated as the current VMID.
When the instruction is executed at EL0 and (HCR_EL2.E2H==0 or HCR_EL2.TGE==0 or ELUsingAArch32(EL2)) then this field is treated as the current VMID.
When the instruction is executed at EL0 and (HCR_EL2.E2H==1 and HCR_EL2.TGE==1 and !ELUsingAArch32(EL2)) then this field is ignored.
Reserved, RES0.
Execution of this instruction applies to all ASIDs or a specified ASID.
GASID | Meaning |
---|---|
0b0 |
Applies to specified ASID for an EL0 context. For all other contexts this field is RES0. |
0b1 |
Applies to all ASID for an EL0 context. For all other contexts this field is RES0. |
If the instruction is executed at EL0, then this field has an Effective value of 0.
Only applies for an EL0 context and when bit[8] is 0.
Otherwise this field is RES0.
When the instruction is executed at EL0 then this field is treated as the current ASID.
Accesses to this instruction use the following encodings:
opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|
0b000 | 0b111 | 0b0111 | 0b1111 | 0b0011 |
if PSTATE.EL == EL0 then if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> != '11' && HSTR_EL2.T7 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then AArch32.TakeHypTrapException(0x03); elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.EnRCTX == '0' then if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); else AArch64.AArch32SystemAccessTrap(EL1, 0x03); elsif ELUsingAArch32(EL1) && SCTLR.EnRCTX == '0' then if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.TGE == '1' then AArch32.TakeHypTrapException(0x00); else UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.EnRCTX == '0' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); else CPPRCTX(R[t]); elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T7 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then AArch32.TakeHypTrapException(0x03); else CPPRCTX(R[t]); elsif PSTATE.EL == EL2 then CPPRCTX(R[t]); elsif PSTATE.EL == EL3 then CPPRCTX(R[t]);
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.