The AMCGCR characteristics are:
Provides information on the number of activity monitor event counters implemented within each counter group.
External register AMCGCR bits [31:0] are architecturally mapped to AArch64 System register AMCGCR_EL0[31:0] .
External register AMCGCR bits [31:0] are architecturally mapped to AArch32 System register AMCGCR[31:0] .
The power domain of AMCGCR is IMPLEMENTATION DEFINED.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMCGCR are RES0.
AMCGCR is a 32-bit register.
The AMCGCR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | CG1NC | CG0NC |
Reserved, RES0.
Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group.
In AMUv1, the permitted range of values is 0 to 16.
Counter Group 0 Number of Counters. The number of counters in the architected counter group.
In AMUv1, the value of this field is 4.
Component | Offset | Instance |
---|---|---|
AMU | 0xCE0 | AMCGCR |
Access on this interface is RO.
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.