The GICR_ICFGR0 characteristics are:
Determines whether the corresponding SGI is edge-triggered or level-sensitive.
RW fields in this register reset to architecturally UNKNOWN values.
A copy of this register is provided for each Redistributor.
GICR_ICFGR0 is a 32-bit register.
The GICR_ICFGR0 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Int_config<x>, bits [2x+1:2x], for x = 0 to 15 |
Indicates whether the interrupt with ID 16n + x is level-sensitive or edge-triggered.
Int_config[0] (bit [2x]) is RES0.
Possible values of Int_config[1] (bit [2x+1]) are:
Int_config<x> | Meaning |
---|---|
0b00 |
Corresponding interrupt is level-sensitive. |
0b01 |
Corresponding interrupt is edge-triggered. |
For SGIs, Int_config[1] is RAO/WI.
A read of this bit always returns the correct value to indicate the interrupt triggering method.
This field resets to an architecturally UNKNOWN value.
This register is used when affinity routing is enabled.
When affinity routing is disabled for the Security state of an interrupt, the field for that interrupt is RES0 and an implementation is permitted to make the field RAZ/WI in this case. Equivalent functionality is provided by GICD_ICFGR<n> with n=0.
When GICD_CTLR.DS==0, a register bit that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.
Component | Frame | Offset | Instance |
---|---|---|---|
GIC Redistributor | SGI_base | 0x0C00 | GICR_ICFGR0 |
This interface is accessible as follows:
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.