The AMCFGR characteristics are:
Global configuration register for the activity monitors.
Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR is applicable to both the architected and the auxiliary counter groups.
External register AMCFGR bits [31:0] are architecturally mapped to AArch64 System register AMCFGR_EL0[31:0] .
External register AMCFGR bits [31:0] are architecturally mapped to AArch32 System register AMCFGR[31:0] .
The power domain of AMCFGR is IMPLEMENTATION DEFINED.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMCFGR are RES0.
AMCFGR is a 32-bit register.
The AMCFGR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
NCG | RES0 | HDBG | RAZ | SIZE | N |
Defines the number of counter groups.
The number of implemented counter groups is defined as [AMCFGR.NCG + 1].
If the number of implemented auxiliary activity monitor event counters is zero, this field has a value of 0b0000. Otherwise, this field has a value of 0b0001.
Reserved, RES0.
Halt-on-debug supported.
In Armv8, this feature must be supported, and so this bit is 0b1.
HDBG | Meaning |
---|---|
0b0 |
AMCR.HDBG is RES0. |
0b1 |
AMCR.HDBG is read/write. |
Reserved, RAZ.
Defines the size of activity monitor event counters.
The size of the activity monitor event counters implemented by the Activity Monitors Extension is defined as [AMCFGR.SIZE + 1].
In Armv8, the counters are 64-bit, and so this field is 0b111111.
Software also uses this field to determine the spacing of counters in the memory-map. In Armv8, the counters are at doubleword-aligned addresses.
Defines the number of activity monitor event counters.
The total number of counters implemented in all groups by the Activity Monitors Extension is defined as [AMCFGR.N + 1].
Component | Offset | Instance |
---|---|---|
AMU | 0xE00 | AMCFGR |
Access on this interface is RO.
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.