The GICR_ICACTIVER<n>E characteristics are:
Removes the active state from the corresponding PPI.
RW fields in this register reset to architecturally UNKNOWN values.
This register is present only when GIC, >=3.1 is implemented. Otherwise, direct accesses to GICR_ICACTIVER<n>E are RES0.
A copy of this register is provided for each Redistributor.
GICR_ICACTIVER<n>E is a 32-bit register.
The GICR_ICACTIVER<n>E bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Clear_active_bit<x>, bit [x], for x = 0 to 31 |
For the extended PPIs, removes the active state to interrupt number x. Reads and writes have the following behavior:
Clear_active_bit<x> | Meaning |
---|---|
0b0 |
If read, indicates that the corresponding interrupt is not active, and is not active and pending. If written, has no effect. |
0b1 |
If read, indicates that the corresponding interrupt is active, or is active and pending. If written, deactivates the corresponding interrupt, if the interrupt is active. If the interrupt is already deactivated, the write has no effect. |
This field resets to an architecturally UNKNOWN value.
For INTID m, when DIV and MOD are the integer division and modulo operations:
When affinity routing is not enabled for the Security state of an interrupt in GICR_ICACTIVER<n>E, the corresponding bit is RES0.
When GICD_CTLR.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.
Bits corresponding to unimplemented interrupts are RAZ/WI.
Component | Frame | Offset | Instance |
---|---|---|---|
GIC Redistributor | SGI_base | 0x0380 + 4n | GICR_ICACTIVER<n>E |
This interface is accessible as follows:
27/03/2019 21:59; e5e4db499bf9867a4b93324c4dbac985d3da9376
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.