PAN, Privileged Access Never

The PAN characteristics are:

Purpose

Allows access to the Privileged Access Never bit.

Configuration

This register is present only when ARMv8.1-PAN is implemented. Otherwise, direct accesses to PAN are UNDEFINED.

Attributes

PAN is a 64-bit register.

Field descriptions

The PAN bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
00000000000000000000000000000000
000000000PAN0000000000000000000000
313029282726252423222120191817161514131211109876543210

Bits [63:23]

Reserved, RES0.

PAN, bit [22]

Privileged Access Never.

PANMeaning
0b0

The translation system is the same as Armv8.0.

0b1

Disables privileged read and write accesses to addresses accessible at EL0.

The value of this bit is usually preserved on taking an exception, except in the following situations:

Bits [21:0]

Reserved, RES0.

Accessing the PAN

For details on the operation of the MSR (immediate) accessor, see MSR (immediate) in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Accesses to this register use the following encodings:

MRS <Xt>, PAN

CRnop0op1op2CRm
0b01000b110b0000b0110b0010

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then return Zeros(41):PSTATE.PAN:Zeros(22); elsif PSTATE.EL == EL2 then return Zeros(41):PSTATE.PAN:Zeros(22); elsif PSTATE.EL == EL3 then return Zeros(41):PSTATE.PAN:Zeros(22);

MSR PAN, <Xt>

CRnop0op1op2CRm
0b01000b110b0000b0110b0010

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then PSTATE.PAN = X[t]<22>; elsif PSTATE.EL == EL2 then PSTATE.PAN = X[t]<22>; elsif PSTATE.EL == EL3 then PSTATE.PAN = X[t]<22>;

MSR PAN, #<imm>

CRnop0op1op2
0b01000b000b0000b100



13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009

Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.