The DLR characteristics are:
In Debug state, holds the address to restart from.
AArch32 System register DLR bits [31:0] are architecturally mapped to AArch64 System register DLR_EL0[31:0] .
DLR is a 32-bit register.
The DLR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Restart address |
Restart address.
Accesses to this register use the following encodings:
opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|
0b011 | 0b001 | 0b0100 | 0b1111 | 0b0101 |
if !Halted() then UNDEFINED; else return DLR;
opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|
0b011 | 0b001 | 0b0100 | 0b1111 | 0b0101 |
if !Halted() then UNDEFINED; else DLR = R[t];
13/12/2018 16:42; 6379d01c197f1d40720d32d0f84c419c9187c009
Copyright © 2010-2018 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.