SSBB

Speculative Store Bypass Barrier is a memory barrier which prevents speculative loads from bypassing earlier stores to the same virtual address under certain conditions.

The semantics of the Speculative Store Bypass Barrier are:

313029282726252423222120191817161514131211109876543210
11010101000000110011000010011111
CRmopc

System

SSBB

// No additional decoding required

Operation

SpeculativeStoreBypassBarrierToVA();


Internal version only: isa v30.44, AdvSIMD v27.08, pseudocode v8.5-2019-06_rc2-5-g22901f2, sve v2019-06_rc4 ; Build timestamp: 2019-06-26T22:30

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.