(old) htmldiff from-(new)

MOVK

Move wide with keep moves an optionally-shifted 16-bit immediate value into a register, keeping other bits unchanged.

313029282726252423222120191817161514131211109876543210
sf11100101hwimm16Rd
opc

32-bit (sf == 0)

MOVK <Wd>, #<imm>{, LSL #<shift>}

64-bit (sf == 1)

MOVK <Xd>, #<imm>{, LSL #<shift>}

integer d = UInt(Rd); integer datasize = if sf == '1' then 64 else 32; integer pos; if sf == '0' && hw<1> == '1' then UNDEFINED; pos =bits(16) imm = imm16; integer pos; MoveWideOp opcode; case opc of when '00' opcode = MoveWideOp_N; when '10' opcode = MoveWideOp_Z; when '11' opcode = MoveWideOp_K; otherwise UNDEFINED; if sf == '0' && hw<1> == '1' then UNDEFINED; pos = UInt(hw:'0000');

Assembler Symbols

<Wd>

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<imm>

Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

<shift>

For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.

For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

Operation

bits(datasize) result; result =if opcode == MoveWideOp_K then result = X[d]; else result = Zeros(); result<pos+15:pos> = imm; if opcode == MoveWideOp_N[d]; result<pos+15:pos> = imm16;then result = NOT(result); X[d] = result;

Operational information

If PSTATE.DIT is 1:


Internal version only: isa v30.44, AdvSIMD v27.08, pseudocode v8.5-2019-06_rc2-5-g22901f2, sve v2019-06_rc4 ; Build timestamp: 2019-06-26T22:3004

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)