(old) htmldiff from-(new)

PTRUE, PTRUES

Initialise predicate from named constraint.

Set elements of the destination predicate to true if the element number satisfies the named predicate constraint, or to false otherwise. If the constraint specifies more elements than are available at the current vector length then all elements of the destination predicate are set to false.

The named predicate constraint limits the number of active elements in a single predicate to:

* A fixed number (VL1 to VL256)

* The largest power of two (POW2)

* The largest multiple of three or four (MUL3 or MUL4)

* All available, implicitly a multiple of two (ALL).

Unspecified or out of range constraint encodings generate an empty predicate or zero element count rather than Undefined Instruction exception. Optionally sets the First (N), None (Z), !Last (C) condition flags based on the predicate result, and the V flag to zero.

It has encodings from 2 classes: Not setting the condition flags and Setting the condition flags

Not setting the condition flags

313029282726252423222120191817161514131211109876543210
00100101size011000111000pattern0Pd

Not setting the condition flags

PTRUE <Pd>.<T>{, <pattern>}

if !HaveSVE() then UNDEFINED; integer esize = 8 << UInt(size); integer d = UInt(Pd); boolean setflags = FALSE; bits(5) pat = pattern;

Setting the condition flags

313029282726252423222120191817161514131211109876543210
00100101size011001111000pattern0Pd

Setting the condition flags

PTRUES <Pd>.<T>{, <pattern>}

if !HaveSVE() then UNDEFINED; integer esize = 8 << UInt(size); integer d = UInt(Pd); boolean setflags = TRUE; bits(5) pat = pattern;

Assembler Symbols

<Pd>

Is the name of the destination scalable predicate register, encoded in the "Pd" field.

<T> Is the size specifier, encoded in size:
size<T>
00B
01H
10S
11D
<pattern> Is the optional pattern specifier, defaulting to ALL, encoded in pattern:
pattern<pattern>
00000POW2
00001VL1
00010VL2
00011VL3
00100VL4
00101VL5
00110VL6
00111VL7
01000VL8
01001VL16
01010VL32
01011VL64
01100VL128
01101VL256
0111x#uimm5
101x1#uimm5
10110#uimm5
1x0x1#uimm5
1x010#uimm5
1xx00#uimm5
11101MUL4
11110MUL3
11111ALL

Operation

CheckSVEEnabled(); integer elements = VL DIV esize; integer count = DecodePredCount(pat, esize); bits(PL) result; for e = 0 to elements-1 ElemP[result, e, esize] = if e < count then '1' else '0'; if setflags then PSTATE.<N,Z,C,V> = PredTest(result, result, esize); P[d] = result;

Operational information

If PSTATE.DIT is 1:


Internal version only: isa v30.44v30.42, AdvSIMD v27.08, pseudocode v8.5-2019-06_rc2-5-g22901f2future-20190403, sve v2019-06_rc4v8.5-00bet10_rc5 ; Build timestamp: 2019-06-26T222019-04-17T09:0458

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)