(old) | htmldiff from- | (new) |
Debug Change PE State to EL2, when executed in Debug state:
The target exception level of a DCPS2 instruction is:
When the target Exception level of a DCPS2 instruction is ELx, on executing this instruction:
This instruction is undefined at the following exception levels:
This instruction is always undefined in Non-debug state.
For more information on the operation of the DCPSn instructions, see DCPS.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | imm16 | 0 | 0 | 0 | 1 | 0 | |||||||||||||||
LL |
DCPS2 {#<imm>}
bits(2) target_level = LL;
if LL == '00' then UNDEFINED;
if !Halted() then AArch64.UndefinedFault();
<imm> | Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field. |
Internal version only: isa v30.44, AdvSIMD v27.08, pseudocode v8.5-2019-06_rc2-5-g22901f2, sve v2019-06_rc4
; Build timestamp: 2019-06-26T22:3004
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |