no old file | htmldiff from- | (new)

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# TRCPDSR, PowerDown Status Register

The TRCPDSR characteristics are:

## Purpose

Indicates the power status of the trace unit.

## Configuration

Some or all RW fields of this register have defined reset values.

This register is present only when ETE is implemented. Otherwise, direct accesses to TRCPDSR are RES0.

There are no configuration notes.

## Attributes

TRCPDSR is a 32-bit register.

## Field descriptions

The TRCPDSR bit assignments are:

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
RES0 | OSLK | RES0 | STICKYPD | POWER

#### Bits [31:6]

Reserved, RES0.

#### OSLK, bit [5]

OS Lock Status.

OSLK | Meaning
--- | ---
0b0 | The OS Lock is unlocked.
0b1 | The OS Lock is locked.

Note that this field indicates the state of the PE OS Lock.

#### Bits [4:2]

Reserved, RES0.

#### STICKYPD, bit [1]

Sticky powerdown status. Indicates whether the trace register state is valid.

STICKYPD | Meaning
--- | ---
0b0 | The state of TRCOSLSR and the trace registers are valid.
0b1 | The state of TRCOSLSR and the trace registers might not be valid.

This field is set to 0b1 if the power to the trace unit core power domain is removed and the trace unit register state is not valid.

The STICKYPD field is read-sensitive. On a read of the TRCPDSR, this field is cleared to 0b0 after the register has been read.

On a Trace unit reset, this field resets to 1.

#### POWER, bit [0]

Power Status.

POWER | Meaning
--- | ---
0b0 | The trace unit core power domain is not powered. All trace unit registers are not accessible and they all return an error response.
0b1 | The trace unit core power domain is powered. Trace unit registers are accessible.

Access to this field is RAO.

## Accessing the TRCPDSR

External debugger accesses to this register are unaffected by the OS Lock.

#### TRCPDSR can be accessed through the external debug interface:

Component | Offset
--- | ---
ETE | 0x314

This interface is accessible as follows:

- When !IsTraceCorePowered() access to this register returns an Error.
- Otherwise access to this register is RO.

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

15/04/2019 16:47; 8c23526ba8a13a72aada4137daf3e3977b49036e

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

no old file | htmldiff from- | (new)