AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

# CTIDEVID, CTI Device ID register 0

The CTIDEVID characteristics are:

## Purpose

Describes the CTI component to the debugger.

## Configuration

CTIDEVID is in the Debug power domain.

## Attributes

CTIDEVID is a 32-bit register.

## Field descriptions

The CTIDEVID bit assignments are:

31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0
RES0 | INOUT | RES0 | NUMCHAN | RES0 | NUMTRIG | RES0 | EXTMUXNUM

#### Bits [31:26]

Reserved, RES0.

#### INOUT, bits [25:24]

Input/output options. Indicates presence of the input gate. If the CTM is not implemented or CTIv2 is not implemented, this field is RAZ.

INOUT | Meaning
--- | ---
0b00 | CTIGATE does not mask propagation of input events from external channels.
0b01 | CTIGATE masks propagation of input events from external channels.

All other values are reserved.

#### Bits [23:22]

Reserved, RES0.

#### NUMCHAN, bits [21:16]

Number of ECT channels implemented. IMPLEMENTATION DEFINED. For Armv8, valid values are:

NUMCHAN | Meaning
--- | ---
0b000011 | 3 channels (0..2) implemented.
0b000100 | 4 channels (0..3) implemented.
0b000101 | 5 channels (0..4) implemented.
0b000110 | 6 channels (0..5) implemented.

and so on up to 0b100000, 32 channels (0..31) implemented.

All other values are reserved.

#### Bits [15:14]

Reserved, RES0.

#### NUMTRIG, bits [13:8]

Number of triggers implemented. IMPLEMENTATION DEFINED. This is one more than the index of the largest trigger, rather than the actual number of triggers.

For Armv8, valid values are:

NUMTRIG | Meaning
--- | ---
0b000011 | Up to 3 triggers (0..2) implemented.
0b001000 | Up to 8 triggers (0..7) implemented.
0b001001 | Up to 9 triggers (0..8) implemented.
0b001010 | Up to 10 triggers (0..9) implemented.

and so on up to 0b100000, 32 triggers (0..31) implemented.

All other values are reserved. If the contains a Trace extension, this field must be at least 0b001000. There is no guarantee that any of the implemented triggers, including the highest numbered, are connected to any components.

#### Bits [7:5]

Reserved, RES0.

#### EXTMUXNUM, bits [4:0]

Number of multiplexors available on triggers. This value is used in conjunction with External Control register, ASICCTL.

## Accessing the CTIDEVID

#### CTIDEVID can be accessed through the external debug interface:

Component | Offset | Instance
--- | --- | ---
CTI | 0xFC8 | CTIDEVID

Access on this interface is RO.

AArch32 Registers | AArch64 Registers | AArch32 Instructions | AArch64 Instructions | Index by Encoding | External Registers | External Registers by Offset | Registers by Functional Group | Proprietary Notice

15/04/2019 16:47; 8c23526ba8a13a72aada4137daf3e3977b49036e

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.