Next: PowerPC Embedded, Previous: MIPS Embedded, Up: Embedded Processors
The OpenRISC 1000 provides a free RISC instruction set architecture. It is mainly provided as a soft-core which can run on Xilinx, Altera and other FPGA's.
gdb for OpenRISC supports the below commands when connecting to a target:
target sim
Example: target sim
set debug or1k
show debug or1k