Below are indexes for registers with the following main functional groups:
Exec state | Name | Description |
---|---|---|
AArch64 | ID_AA64PFR0_EL1 | AArch64 Processor Feature Register 0 |
External | EDPFR | External Debug Processor Feature Register |
Exec state | Name | Description |
---|---|---|
AArch64 | TCR_EL1 | Translation Control Register (EL1) |
AArch64 | TCR_EL2 | Translation Control Register (EL2) |
Exec state | Name | Description |
---|---|---|
AArch64 | CPACR_EL1 | Architectural Feature Access Control Register |
AArch64 | ZCR_EL1 | SVE Control Register for EL1 |
AArch64 | ZCR_EL2 | SVE Control Register for EL2 |
AArch64 | ZCR_EL3 | SVE Control Register for EL3 |
Exec state | Name | Description |
---|---|---|
AArch64 | ESR_EL1 | Exception Syndrome Register (EL1) |
AArch64 | ESR_EL2 | Exception Syndrome Register (EL2) |
AArch64 | ESR_EL3 | Exception Syndrome Register (EL3) |
Exec state | Name | Description |
---|---|---|
AArch64 | CPTR_EL2 | Architectural Feature Trap Register (EL2) |
AArch64 | ESR_EL2 | Exception Syndrome Register (EL2) |
AArch64 | HCR_EL2 | Hypervisor Configuration Register |
AArch64 | TCR_EL2 | Translation Control Register (EL2) |
Exec state | Name | Description |
---|---|---|
AArch64 | CPTR_EL3 | Architectural Feature Trap Register (EL3) |
Exec state | Name | Description |
---|---|---|
AArch64 | CPTR_EL3 | Architectural Feature Trap Register (EL3) |
15/10/2018 19:26
Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.