The TCR_EL2 characteristics are:
The control register for stage 1 of the EL2, or EL2&0, translation regime:
AArch64 System register TCR_EL2 bits [31:0] are architecturally mapped to AArch32 System register HTCR[31:0] .
If EL2 is not implemented, this register is RES0 from EL3.
This register has no effect if EL2 is not enabled in the current Security state.
RW fields in this register reset to architecturally UNKNOWN values.
TCR_EL2 is a 64-bit register.
The TCR_EL2 bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
1 | 0 | TBID | HWU62 | HWU61 | HWU60 | HWU59 | HPD | 1 | HD | HA | TBI | 0 | PS | TG0 | SH0 | ORGN0 | IRGN0 | 0 | 0 | T0SZ | |||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Any of the bits in TCR_EL2, other than the A1 bit and the EPDx bits when they have the value 1, are permitted to be cached in a TLB.
Reserved, RES0.
Reserved, RES1.
Reserved, RES0.
Controls the use of the top byte of instruction addresses for address matching.
TBID | Meaning |
---|---|
0b0 |
TCR_EL2.TBI applies to Instruction and Data accesses. |
0b1 |
TCR_EL2.TBI applies to Data accesses only. |
This affects addresses where the address would be translated by tables pointed to by TTBR0_EL2.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[62] of the stage 1 translation table Block or Page entry.
HWU62 | Meaning |
---|---|
0b0 |
Bit[62] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
Bit[62] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[61] of the stage 1 translation table Block or Page entry.
HWU61 | Meaning |
---|---|
0b0 |
Bit[61] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
Bit[61] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[60] of the stage 1 translation table Block or Page entry.
HWU60 | Meaning |
---|---|
0b0 |
Bit[60] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
Bit[60] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[59] of the stage 1 translation table Block or Page entry.
HWU59 | Meaning |
---|---|
0b0 |
Bit[59] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
Bit[59] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL2.
HPD | Meaning |
---|---|
0b0 |
Hierarchical permissions are enabled. |
0b1 |
Hierarchical permissions are disabled. Note
In this case bit[61] (APTable[0]) and bit[59] (PXNTable) of the next level descriptor attributes are required to be ignored by the PE, and are no longer reserved, allowing them to be used by software. |
When disabled, the permissions are treated as if the bits are zero.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Reserved, RES1.
Hardware management of dirty state in stage 1 translations from EL2.
HD | Meaning |
---|---|
0b0 |
Stage 1 hardware management of dirty state disabled. |
0b1 |
Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Access flag update in stage 1 translations from EL2.
HA | Meaning |
---|---|
0b0 |
Stage 1 Access flag update disabled. |
0b1 |
Stage 1 Access flag update enabled. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR0_EL2 region, or ignored and used for tagged addresses.
TBI | Meaning |
---|---|
0b0 |
Top Byte used in the address calculation. |
0b1 |
Top Byte ignored in the address calculation. |
This affects addresses generated in EL2 using AArch64 where the address would be translated by tables pointed to by TTBR0_EL2. It has an effect whether the EL2, or EL2&0, translation regime is enabled or not.
If ARMv8.3-PAuth is implemented and TCR_EL2.TBID is 1, then this field only applies to Data accesses.
If the value of TBI is 1, then bits[63:56] of that target address are also set to 0 before the address is stored in the PC, in the following cases:
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Physical Address Size.
PS | Meaning |
---|---|
0b000 |
32 bits, 4GB. |
0b001 |
36 bits, 64GB. |
0b010 |
40 bits, 1TB. |
0b011 |
42 bits, 4TB. |
0b100 |
44 bits, 16TB. |
0b101 |
48 bits, 256TB. |
0b110 |
52 bits, 4PB. |
Other values are reserved.
The reserved values behave in the same way as the 0b101 or 0b110 encoding, but software must not rely on this property as the behavior of the reserved values might change in a future revision of the architecture.
The value 0b110 is permitted only if ARMv8.2-LPA is implemented and the translation granule size is 64KB.
In an implementation that supports 52-bit PAs, if the value of this field is not 0b110 or a value treated as 0b110, then bits[51:48] of every translation table base address for the stage of translation controlled by TCR_EL2 are 0b0000.
This field resets to an architecturally UNKNOWN value.
Granule size for the TTBR0_EL2.
TG0 | Meaning |
---|---|
0b00 |
4KB. |
0b01 |
64KB. |
0b10 |
16KB. |
Other values are reserved.
If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.
It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.
This field resets to an architecturally UNKNOWN value.
Shareability attribute for memory associated with translation table walks using TTBR0_EL2.
SH0 | Meaning |
---|---|
0b00 |
Non-shareable. |
0b10 |
Outer Shareable. |
0b11 |
Inner Shareable. |
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in 'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2.
This field resets to an architecturally UNKNOWN value.
Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL2.
ORGN0 | Meaning |
---|---|
0b00 |
Normal memory, Outer Non-cacheable. |
0b01 |
Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable. |
0b10 |
Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable. |
0b11 |
Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable. |
This field resets to an architecturally UNKNOWN value.
Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL2.
IRGN0 | Meaning |
---|---|
0b00 |
Normal memory, Inner Non-cacheable. |
0b01 |
Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable. |
0b10 |
Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable. |
0b11 |
Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
The size offset of the memory region addressed by TTBR0_EL2. The region size is 2(64-T0SZ) bytes.
The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.
This field resets to an architecturally UNKNOWN value.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | NFD1 | NFD0 | TBID1 | TBID0 | HWU162 | HWU161 | HWU160 | HWU159 | HWU062 | HWU061 | HWU060 | HWU059 | HPD1 | HPD0 | HD | HA | TBI1 | TBI0 | AS | 0 | IPS | ||
TG1 | SH1 | ORGN1 | IRGN1 | EPD1 | A1 | T1SZ | TG0 | SH0 | ORGN0 | IRGN0 | EPD0 | 0 | T0SZ | ||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
This view of the register is only valid from ARMv8.1 when HCR_EL2.E2H is 1.
Any of the bits in TCR_EL2 are permitted to be cached in a TLB.
Reserved, RES0.
Non-fault translation table walk disable for stage 1 translations using TTBR1_EL2.
This bit controls whether to perform a stage 1 translation table walk in response to a non-fault access from EL0 for a virtual address that is translated using TTBR1_EL2.
If SVE is implemented, the affected access types include:
See 'The Scalable Vector Extension (SVE)', in the ARM ARM, chapter A1 for more information.
Defined values are:
NFD1 | Meaning |
---|---|
0b0 |
Does not disable stage 1 translation table walks using TTBR1_EL2. |
0b1 |
A TLB miss on a virtual address that is translated using TTBR1_EL2 due to the specified access types causes the access to fail without taking an exception. No stage 1 translation table walk is performed. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Non-fault translation table walk disable for stage 1 translations using TTBR0_EL2.
This bit controls whether to perform a stage 1 translation table walk in response to a non-fault access from EL0 for a virtual address that is translated using TTBR0_EL2.
If SVE is implemented, the affected access types include:
See 'The Scalable Vector Extension (SVE)', in the ARM ARM, chapter A1 for more information.
Defined values are:
NFD0 | Meaning |
---|---|
0b0 |
Does not disable stage 1 translation table walks using TTBR0_EL2. |
0b1 |
A TLB miss on a virtual address that is translated using TTBR0_EL2 due to the specified access types causes the access to fail without taking an exception. No stage 1 translation table walk is performed. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Controls the use of the top byte of instruction addresses for address matching.
TBID1 | Meaning |
---|---|
0b0 |
TCR_EL2.TBI1 applies to Instruction and Data accesses. |
0b1 |
TCR_EL2.TBI1 applies to Data accesses only. |
This affects addresses where the address would be translated by tables pointed to by TTBR1_EL2.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Controls the use of the top byte of instruction addresses for address matching.
TBID0 | Meaning |
---|---|
0b0 |
TCR_EL2.TBI0 applies to Instruction and Data accesses. |
0b1 |
TCR_EL2.TBI0 applies to Data accesses only. |
This affects addresses where the address would be translated by tables pointed to by TTBR0_EL2.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[62] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL2.
HWU162 | Meaning |
---|---|
0b0 |
For translations using TTBR1_EL2, bit[62] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR1_EL2, bit[62] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD1 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD1 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[61] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL2.
HWU161 | Meaning |
---|---|
0b0 |
For translations using TTBR1_EL2, bit[61] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR1_EL2, bit[61] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD1 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD1 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[60] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL2.
HWU160 | Meaning |
---|---|
0b0 |
For translations using TTBR1_EL2, bit[60] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR1_EL2, bit[60] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD1 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD1 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[59] of the stage 1 translation table Block or Page entry for translations using TTBR1_EL2.
HWU159 | Meaning |
---|---|
0b0 |
For translations using TTBR1_EL2, bit[59] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR1_EL2, bit[59] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD1 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD1 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[62] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.
HWU062 | Meaning |
---|---|
0b0 |
For translations using TTBR0_EL1, bit[62] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR0_EL1, bit[62] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD0 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD0 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[61] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.
HWU061 | Meaning |
---|---|
0b0 |
For translations using TTBR0_EL1, bit[61] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR0_EL1, bit[61] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD0 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD0 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[60] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.
HWU060 | Meaning |
---|---|
0b0 |
For translations using TTBR0_EL1, bit[60] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR0_EL1, bit[60] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD0 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD0 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Use. Indicates IMPLEMENTATION DEFINED hardware use of bit[59] of the stage 1 translation table Block or Page entry for translations using TTBR0_EL1.
HWU059 | Meaning |
---|---|
0b0 |
For translations using TTBR0_EL1, bit[59] of each stage 1 translation table Block or Page entry cannot be used by hardware for an IMPLEMENTATION DEFINED purpose. |
0b1 |
For translations using TTBR0_EL1, bit[59] of each stage 1 translation table Block or Page entry can be used by hardware for an IMPLEMENTATION DEFINED purpose if the value of TCR_EL2.HPD0 is 1. |
The Effective value of this field is 0 if the value of TCR_EL2.HPD0 is 0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR1_EL2.
HPD1 | Meaning |
---|---|
0b0 |
Hierarchical permissions are enabled. |
0b1 |
Hierarchical permissions are disabled. |
When disabled, the permissions are treated as if the bits are zero.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hierarchical Permission Disables. This affects the hierarchical control bits, APTable, PXNTable, and UXNTable, except NSTable, in the translation tables pointed to by TTBR0_EL2.
HPD0 | Meaning |
---|---|
0b0 |
Hierarchical permissions are enabled. |
0b1 |
Hierarchical permissions are disabled. |
When disabled, the permissions are treated as if the bits are zero.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware management of dirty state in stage 1 translations from EL2.
HD | Meaning |
---|---|
0b0 |
Stage 1 hardware management of dirty state disabled. |
0b1 |
Stage 1 hardware management of dirty state enabled, only if the HA bit is also set to 1. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Hardware Access flag update in stage 1 translations from EL2.
HA | Meaning |
---|---|
0b0 |
Stage 1 Access flag update disabled. |
0b1 |
Stage 1 Access flag update enabled. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Top Byte ignored - indicates whether the top byte of an address is used for address match for the TTBR1_EL2 region, or ignored and used for tagged addresses. Defined values are:
TBI1 | Meaning |
---|---|
0b0 |
Top Byte used in the address calculation. |
0b1 |
Top Byte ignored in the address calculation. |
This affects addresses generated in EL0 and EL2 using AArch64 where the address would be translated by tables pointed to by TTBR1_EL2. It has an effect whether the EL2, or EL2&0, translation regime is enabled or not.
If ARMv8.3-PAuth is implemented and TCR_EL2.TBID1 is 1, then this field only applies to Data accesses.
If the value of TBI1 is 1 and bit [55] of the target address to be stored to the PC is 1, then bits[63:56] of that target address are also set to 1 before the address is stored in the PC, in the following cases:
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Top Byte Ignored. Indicates whether the top byte of an address is used for address match for the TTBR0_EL2 region, or ignored and used for tagged addresses. Defined values are:
TBI0 | Meaning |
---|---|
0b0 |
Top Byte used in the address calculation. |
0b1 |
Top Byte ignored in the address calculation. |
This affects addresses generated in EL0 and EL2 using AArch64 where the address would be translated by tables pointed to by TTBR0_EL2. It has an effect whether the EL2, or EL2&0, translation regime is enabled or not.
If ARMv8.3-PAuth is implemented and TCR_EL2.TBID0 is 1, then this field only applies to Data accesses.
If the value of TBI0 is 1 and bit [55] of the target address to be stored to the PC is 1, then bits[63:56] of that target address are also set to 1 before the address is stored in the PC, in the following cases:
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
ASID Size. Defined values are:
AS | Meaning |
---|---|
0b0 |
8 bit - the upper 8 bits of TTBR0_EL2 and TTBR1_EL2 are ignored by hardware for every purpose except reading back the register, and are treated as if they are all zeros for when used for allocation and matching entries in the TLB. |
0b1 |
16 bit - the upper 16 bits of TTBR0_EL2 and TTBR1_EL2 are used for allocation and matching in the TLB. |
If the implementation has only 8 bits of ASID, this field is RES0.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Intermediate Physical Address Size.
IPS | Meaning | Applies when |
---|---|---|
0b000 |
32 bits, 4GB. | |
0b001 |
36 bits, 64GB. | |
0b010 |
40 bits, 1TB. | |
0b011 |
42 bits, 4TB. | |
0b100 |
44 bits, 16TB. | |
0b101 |
48 bits, 256TB. | |
0b110 |
52 bits, 4PB. | When ARMv8.2-LPA is implemented |
Other values are reserved.
The reserved values behave in the same way as the 0b101 or 0b110 encoding, but software must not rely on this property as the behavior of the reserved values might change in a future revision of the architecture.
The value 0b110 is permitted only if ARMv8.2-LPA is implemented and the translation granule size is 64KB.
In an implementation that supports 52-bit PAs, if the value of this field is not 0b110 or a value treated as 0b110, then bits[51:48] of every translation table base address for the stage of translation controlled by TCR_EL2 are 0b0000.
This field resets to an architecturally UNKNOWN value.
Granule size for the TTBR1_EL2.
TG1 | Meaning |
---|---|
0b01 |
16KB. |
0b10 |
4KB. |
0b11 |
64KB. |
Other values are reserved.
If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.
It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Shareability attribute for memory associated with translation table walks using TTBR1_EL2. Defined values are:
SH1 | Meaning |
---|---|
0b00 |
Non-shareable. |
0b10 |
Outer Shareable. |
0b11 |
Inner Shareable. |
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in 'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Outer cacheability attribute for memory associated with translation table walks using TTBR1_EL2.
ORGN1 | Meaning |
---|---|
0b00 |
Normal memory, Outer Non-cacheable. |
0b01 |
Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable. |
0b10 |
Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable. |
0b11 |
Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Inner cacheability attribute for memory associated with translation table walks using TTBR1_EL2.
IRGN1 | Meaning |
---|---|
0b00 |
Normal memory, Inner Non-cacheable. |
0b01 |
Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable. |
0b10 |
Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable. |
0b11 |
Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Translation table walk disable for translations using TTBR1_EL2. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR1_EL2. The encoding of this bit is:
EPD1 | Meaning |
---|---|
0b0 |
Perform translation table walks using TTBR1_EL2. |
0b1 |
A TLB miss on an address that is translated using TTBR1_EL2 generates a Translation fault. No translation table walk is performed. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Selects whether TTBR0_EL2 or TTBR1_EL2 defines the ASID. The encoding of this bit is:
A1 | Meaning |
---|---|
0b0 |
TTBR0_EL2.ASID defines the ASID. |
0b1 |
TTBR1_EL2.ASID defines the ASID. |
This field resets to an architecturally UNKNOWN value.
The size offset of the memory region addressed by TTBR1_EL2. The region size is 2(64-T1SZ) bytes.
The maximum and minimum possible values for T1SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Granule size for the TTBR0_EL2.
TG0 | Meaning |
---|---|
0b00 |
4KB. |
0b01 |
64KB. |
0b10 |
16KB. |
Other values are reserved.
If the value is programmed to either a reserved value, or a size that has not been implemented, then the hardware will treat the field as if it has been programmed to an IMPLEMENTATION DEFINED choice of the sizes that has been implemented for all purposes other than the value read back from this register.
It is IMPLEMENTATION DEFINED whether the value read back is the value programmed or the value that corresponds to the size chosen.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Shareability attribute for memory associated with translation table walks using TTBR0_EL2.
SH0 | Meaning |
---|---|
0b00 |
Non-shareable. |
0b10 |
Outer Shareable. |
0b11 |
Inner Shareable. |
Other values are reserved. The effect of programming this field to a Reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in 'Reserved values in AArch64 System registers and translation table entries' in the ARM ARM, section K1.2.2.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Outer cacheability attribute for memory associated with translation table walks using TTBR0_EL2.
ORGN0 | Meaning |
---|---|
0b00 |
Normal memory, Outer Non-cacheable. |
0b01 |
Normal memory, Outer Write-Back Read-Allocate Write-Allocate Cacheable. |
0b10 |
Normal memory, Outer Write-Through Read-Allocate No Write-Allocate Cacheable. |
0b11 |
Normal memory, Outer Write-Back Read-Allocate No Write-Allocate Cacheable. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Inner cacheability attribute for memory associated with translation table walks using TTBR0_EL2.
IRGN0 | Meaning |
---|---|
0b00 |
Normal memory, Inner Non-cacheable. |
0b01 |
Normal memory, Inner Write-Back Read-Allocate Write-Allocate Cacheable. |
0b10 |
Normal memory, Inner Write-Through Read-Allocate No Write-Allocate Cacheable. |
0b11 |
Normal memory, Inner Write-Back Read-Allocate No Write-Allocate Cacheable. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Translation table walk disable for translations using TTBR0_EL2. This bit controls whether a translation table walk is performed on a TLB miss, for an address that is translated using TTBR0_EL2. The encoding of this bit is:
EPD0 | Meaning |
---|---|
0b0 |
Perform translation table walks using TTBR0_EL2. |
0b1 |
A TLB miss on an address that is translated using TTBR0_EL2 generates a Translation fault. No translation table walk is performed. |
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
Reserved, RES0.
The size offset of the memory region addressed by TTBR0_EL2. The region size is 2(64-T0SZ) bytes.
The maximum and minimum possible values for T0SZ depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.
This field resets to an architecturally UNKNOWN value.
Reserved, RES0.
This register can be written using MSR (register) with the following syntax:
MSR <systemreg>, <Xt>
This register can be read using MRS with the following syntax:
MRS <Xt>, <systemreg>
This syntax uses the following encoding in the System instruction encoding space:
<systemreg> | op0 | CRn | op1 | op2 | CRm |
---|---|---|---|---|---|
TCR_EL2 | 11 | 0010 | 100 | 010 | 0000 |
TCR_EL1 | 11 | 0010 | 000 | 010 | 0000 |
The register is accessible as follows:
<systemreg> | Configuration | Accessibility | |||
---|---|---|---|---|---|
EL0 | EL1 | EL2 | EL3 | ||
TCR_EL2 | SCR_EL3.NS == 0 && SCR_EL3.EEL2 == 0 | - | - | n/a | RW |
TCR_EL2 | HCR_EL2.TGE == 0 && (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) | - | - | RW | RW |
TCR_EL2 | HCR_EL2.TGE == 1 && (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) | - | n/a | RW | RW |
TCR_EL1 | SCR_EL3.NS == 0 && SCR_EL3.EEL2 == 0 | - | TCR_EL1 | n/a | TCR_EL1 |
TCR_EL1 | HCR_EL2.TGE == 0 && HCR_EL2.E2H == 0 && (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) | - | TCR_EL1 | TCR_EL1 | TCR_EL1 |
TCR_EL1 | HCR_EL2.TGE == 1 && HCR_EL2.E2H == 0 && (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) | - | n/a | TCR_EL1 | TCR_EL1 |
TCR_EL1 | HCR_EL2.TGE == 0 && HCR_EL2.E2H == 1 && (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) | - | TCR_EL1 | RW | TCR_EL1 |
TCR_EL1 | HCR_EL2.TGE == 1 && HCR_EL2.E2H == 1 && (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) | - | n/a | RW | TCR_EL1 |
When HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic TCR_EL2 or TCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.
If an _EL1 accessor is used, refer to TCR_EL1 for information on the effect of HCR_EL2.NV2 on this accessor.
For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
15/10/2018 19:26; 79a37e9f651257790ccdbbdd2c8c3713837d12fb
Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.