BRKN, BRKNS

Propagate break to next partition.

If the last active element of the first source predicate is false then set the destination predicate to all-false. Otherwise leaves the destination and second source predicate unchanged. Inactive elements in the destination predicate register are set to zero. Optionally sets the First (N), None (Z), !Last (C) condition flags based on the predicate result, and the V flag to zero.

It has encodings from 2 classes: Flag setting and Not flag setting

Flag setting

313029282726252423222120191817161514131211109876543210
001001010101100001Pg0Pn0Pdm

Flag setting

BRKNS <Pdm>.B, <Pg>/Z, <Pn>.B, <Pdm>.B

if !HaveSVE() then UNDEFINED; integer g = UInt(Pg); integer n = UInt(Pn); integer dm = UInt(Pdm); boolean setflags = TRUE;

Not flag setting

313029282726252423222120191817161514131211109876543210
001001010001100001Pg0Pn0Pdm

Not flag setting

BRKN <Pdm>.B, <Pg>/Z, <Pn>.B, <Pdm>.B

if !HaveSVE() then UNDEFINED; integer g = UInt(Pg); integer n = UInt(Pn); integer dm = UInt(Pdm); boolean setflags = FALSE;

Assembler Symbols

<Pdm>

Is the name of the second source and destination scalable predicate register, encoded in the "Pdm" field.

<Pg>

Is the name of the governing scalable predicate register, encoded in the "Pg" field.

<Pn>

Is the name of the first source scalable predicate register, encoded in the "Pn" field.

Operation

CheckSVEEnabled(); bits(PL) mask = P[g]; bits(PL) operand1 = P[n]; bits(PL) operand2 = P[dm]; bits(PL) result; if LastActive(mask, operand1, 8) == '1' then result = operand2; else result = Zeros(); if setflags then PSTATE.<N,Z,C,V> = PredTest(Ones(PL), result, 8); P[dm] = result;


Release: 00rel5-manual

Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.