RDFFR, RDFFRS (predicated)

Return predicate of succesfully loaded elements.

Read the first-fault register (FFR) and place active elements in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Optionally sets the First (N), None (Z), !Last (C) condition flags based on the predicate result, and the V flag to zero.

It has encodings from 2 classes: Flag setting and Not flag setting

Flag setting

313029282726252423222120191817161514131211109876543210
00100101010110001111000Pg0Pd

Flag setting

RDFFRS <Pd>.B, <Pg>/Z

if !HaveSVE() then UNDEFINED; integer g = UInt(Pg); integer d = UInt(Pd); boolean setflags = TRUE;

Not flag setting

313029282726252423222120191817161514131211109876543210
00100101000110001111000Pg0Pd

Not flag setting

RDFFR <Pd>.B, <Pg>/Z

if !HaveSVE() then UNDEFINED; integer g = UInt(Pg); integer d = UInt(Pd); boolean setflags = FALSE;

Assembler Symbols

<Pd>

Is the name of the destination scalable predicate register, encoded in the "Pd" field.

<Pg>

Is the name of the governing scalable predicate register, encoded in the "Pg" field.

Operation

CheckSVEEnabled(); bits(PL) mask = P[g]; bits(PL) ffr = FFR[]; bits(PL) result = ffr AND mask; if setflags then PSTATE.<N,Z,C,V> = PredTest(mask, result, 8); P[d] = result;


Release: 00rel5-manual

Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.