The ZCR_EL2 characteristics are:
The SVE Control Register for EL2 is used to control aspects of SVE visible at Exception levels EL2, EL1, and EL0, when EL2 is enabled in the current Security state.
This register is present only when SVE is implemented. Otherwise, direct accesses to ZCR_EL2 are UNDEFINED.
This register has no effect if EL2 is not enabled in the current Security state.
RW fields in this register reset to architecturally UNKNOWN values.
ZCR_EL2 is a 64-bit register.
The ZCR_EL2 bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | LEN | |||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved, RES0.
Reserved, RAZ/WI.
Constrains the scalable vector register length for EL2, EL1, and EL0 to (LEN+1)x128 bits, when EL2 is enabled in the current Security state. For all purposes other than returning the result of a direct read of ZCR_EL2 then this field behaves as if it is set to the minimum of the stored value and the constrained length inherited from more privileged Exception levels in the current Security state, rounded down to the nearest implemented vector length.
An indirect read of ZCR_EL2.LEN appears to occur in program order relative to a direct write of the same register, without the need for explicit synchronization.
This field resets to an architecturally UNKNOWN value.
This register can be written using MSR (register) with the following syntax:
MSR <systemreg>, <Xt>
This register can be read using MRS with the following syntax:
MRS <Xt>, <systemreg>
This syntax uses the following encoding in the System instruction encoding space:
<systemreg> | op0 | CRn | op1 | op2 | CRm |
---|---|---|---|---|---|
ZCR_EL2 | 11 | 0001 | 100 | 000 | 0010 |
ZCR_EL1 | 11 | 0001 | 000 | 000 | 0010 |
The register is accessible as follows:
<systemreg> | Configuration | Accessibility | |||
---|---|---|---|---|---|
EL0 | EL1 | EL2 | EL3 | ||
ZCR_EL2 | SCR_EL3.NS == 0 && SCR_EL3.EEL2 == 0 | - | - | n/a | RW |
ZCR_EL2 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 0 && HCR_EL2.E2H == 0 | - | - | RW | RW |
ZCR_EL2 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 1 && HCR_EL2.E2H == 0 | - | n/a | RW | RW |
ZCR_EL2 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 0 && HCR_EL2.E2H == 1 | - | - | RW | RW |
ZCR_EL2 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 1 && HCR_EL2.E2H == 1 | - | n/a | RW | RW |
ZCR_EL1 | SCR_EL3.NS == 0 && SCR_EL3.EEL2 == 0 | - | ZCR_EL1 | n/a | ZCR_EL1 |
ZCR_EL1 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 0 && HCR_EL2.E2H == 0 | - | ZCR_EL1 | ZCR_EL1 | ZCR_EL1 |
ZCR_EL1 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 1 && HCR_EL2.E2H == 0 | - | n/a | ZCR_EL1 | ZCR_EL1 |
ZCR_EL1 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 0 && HCR_EL2.E2H == 1 | - | ZCR_EL1 | RW | ZCR_EL1 |
ZCR_EL1 | (SCR_EL3.NS == 1 || SCR_EL3.EEL2 == 1) && HCR_EL2.TGE == 1 && HCR_EL2.E2H == 1 | - | n/a | RW | ZCR_EL1 |
When HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic ZCR_EL2 or ZCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.
If an _EL1 accessor is used, refer to ZCR_EL1 for information on the effect of HCR_EL2.NV2 on this accessor.
For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
If (SCR_EL3.NS == 0b1 || SCR_EL3.EEL2 == 0b1) && IsUsingAArch64(EL2) && HCR_EL2.E2H == 0b0 && CPTR_EL2.TZ == 0b1, then accesses at EL2 are trapped to EL2.
If (SCR_EL3.NS == 0b1 || SCR_EL3.EEL2 == 0b1) && IsUsingAArch64(EL2) && HCR_EL2.E2H == 0b1 && HCR_EL2.TGE == 0b0 && (CPTR_EL2.ZEN == 0b00 || CPTR_EL2.ZEN == 0b10), then accesses at EL2 are trapped to EL2.
If (SCR_EL3.NS == 0b1 || SCR_EL3.EEL2 == 0b1) && IsUsingAArch64(EL2) && HCR_EL2.E2H == 0b1 && HCR_EL2.TGE == 0b1 && (CPTR_EL2.ZEN == 0b00 || CPTR_EL2.ZEN == 0b10), then accesses at EL2 are trapped to EL2.
If IsUsingAArch64(EL3) && CPTR_EL3.EZ == 0b0, then accesses at EL2 or EL3 are trapped to EL3.
15/10/2018 19:26; 79a37e9f651257790ccdbbdd2c8c3713837d12fb
Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.