DUP (scalar)

Broadcast general-purpose register to vector elements (unpredicated).

Unconditionally broadcast the general-purpose scalar source register into each element of the destination vector. This instruction is unpredicated.

This instruction is used by the alias MOV (scalar, unpredicated) . The alias is always the preferred disassembly.

313029282726252423222120191817161514131211109876543210
00000101size100000001110RnZd

SVE

DUP <Zd>.<T>, <R><n|SP>

if !HaveSVE() then UNDEFINED; integer esize = 8 << UInt(size); integer n = UInt(Rn); integer d = UInt(Zd);

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T> Is the size specifier, encoded in size:
size <T>
00 B
01 H
10 S
11 D
<R> Is a width specifier, encoded in size:
size <R>
01 W
x0 W
11 X
<n|SP>

Is the number [0-30] of the general-purpose source register or the name SP (31), encoded in the "Rn" field.

Operation

CheckSVEEnabled(); integer elements = VL DIV esize; bits(64) operand; if n == 31 then operand = SP[]; else operand = X[n]; bits(VL) result; for e = 0 to elements-1 Elem[result, e, esize] = operand<esize-1:0>; Z[d] = result;


Release: 00rel5-manual

Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.