

The post-K for general-purpose, energy-efficient and sustained application performance

POSTK performance and progress update

Mitsuhisa Sato Team Leader of Architecture Development Team

Deputy project leader, FLAGSHIP 2020 project

Deputy Director, RIKEN Center for Computational Science (R-CCS)

Professor (Cooperative Graduate School Program), University of Tsukuba

FLAGSHIP2020 Project

□ Missions

- Building the Japanese national flagship supercomputer, post K, and
- Developing wide range of HPC applications, running on post K, in order to solve social and science issues in Japan


□ Overview of post-K architecture

Node: Manycore architecture

- Armv8-A + SVE (Scalable Vector Extension)
- SIMD Length: 512 bits
- # of Cores: 48 + (2/4 for OS) (> 2.7 TF / 48 core)
- Co-design with application developers and high memory bandwidth utilizing **on-package stacked memory (HBM2) 1 TB/s B/W**
- **Low power : 15GF/W (dgemm)**

Network: TofuD

- Chip-Integrated NIC, 6D mesh/torus Interconnect




Post-K processor



Prototype board

□ Status and Update

- Close to end in “Design and Implementation”
- The prototype CPU powered-on and development is as scheduled
- RIKEN announced the Post-K early access program to begin around Q2/CY2020
- **We are working on performance evaluation and tuning by simulators and compilers**



3 KPIs (key performance indicator) were defined for post-K development

- **1. Extreme Power-Efficient System**
 - 30-40 MW at system level

- **2. Effective performance of target applications**
 - It is expected to exceed 100 times higher than the K computer's performance in some applications

- **3. Easy-of-use system for wide-range of users**

CPU Architecture: A64FX

- **Armv8.2-A (AArch64 only) + SVE (Scalable Vector Extension)**

- FP64/FP32/FP16
(<https://developer.arm.com/products/architecture/a-profile/docs>)

- **SVE 512-bit wide SIMD**

- **# of Cores: 48 + (2/4 for OS)**

- Co-design with application developers and high memory bandwidth utilizing **on-package stacked memory: HBM2(32GiB)**

- Leading-edge Si-technology (7nm FinFET), **low power logic design (approx. 15 GF/W (dgemm))**, and **power-controlling knobs**


- PCIe Gen3 16 lanes

- **Peak performance**

- > 2.7 TFLOPS (>90% @ dgemm)
- Memory B/W 1024GB/s (>80% stream)
- Byte per Flops: approx. 0.4

- ◆ “Common” programming model will be to run each MPI process on a NUMA node (CMG) with OpenMP-MPI hybrid programming.
- ◆ 48 threads OpenMP is also supported.


CMG(Core-Memory-Group): NUMA node
12+1 core




HBM2: 8GiB

CMG (Core Memory Group)

CMG Configuration



- CMG: 13 cores (12+1) and L2 cache (8MiB 16way) and memory controller for HBM2 (8GiB)
- X-bar connection in a CMG maximize efficiency for throughput of L2 (>115 GB/s for R, >57 GB/s for W)
- Assistant core is dedicated to run OS demon, I/O, etc
- 4 CMGs support cache coherency by ccNUMA with on-chip directory (> 115GB/s x 2 for inter-CMGs)



Figures from the slide presented in Hotchips 30 by Fujitsu

Tofu interconnect D

Presented in IEEE Cluster 2018
By Fujitsu




- **Direct network, 6-D Mesh/Torus**
- **28Gbps x 2 lanes x 10 ports (6.8GB/s / link)**
- **Network Interface on Chip**
 - 6 TNIs: Increased TNIs (Tofu Network Interface) achieves higher injection BW & flexible comm. Patterns
 - Memory bypassing achieves low latency

	TofuD spec
Data rate	28.05 Gbps
Link bandwidth	6.8 GB/s
Injection bandwidth	40.8 GB/s


Ref) K computer: Link BW=5.0GB/s, #TNI=4

	Measured
Put throughput	6.35 GB/s
PingPong latency	0.49~0.54 μ s



Preliminary Performance by “real silicon”

- The prototype CPU has been powered-on and preliminary performance evaluation by the prototype CPU has been done.
- Improvement by micro architectural enhancements, 512-bit wide SIMD, HBM2 and process technology
- The results are based on the Fujitsu compiler optimized for our microarchitecture and SVE
- AI apps will be supported by SVE FP16 instructions.



Figures from the slide presented in Hotchips 30 by Fujitsu

Baseline: SPARC64 X1fx (PRIMEHPC FX100)

- Leading-edge Si-technology (7nm FinFET)
- Low power logic design (15 GF/W @ dgemm)
- **A64FX provides power management function called “Power Knob”**
 - FL pipeline usage: FLA only, EX pipeline usage : EXA only, Frequency reduction ...
 - User program can change “Power Knob” for power optimization
 - “Energy monitor” facility enables chip-level power monitoring and detailed power analysis of applications
- **“Eco-mode” : FLA only with lower “stand-by” power for ALUs**
 - Reduce the power-consumption for memory intensive apps.
- **Retention mode: power state for de-activation of CPU with keeping network alive**
 - Large reduction of system power-consumption at idle time

3 KPIs (key performance indicator) were defined for post-K development

● 1. Extreme Power-Efficient System

- Approx. 15 GF/W (dgemm) confirmed by the prototype CPU
- Power consumption of 30 - 40MW (for system) is expected to be achieved

● 2. Effective performance of target applications


- It is expected to exceed 100 times higher than the K computer's performance in some applications
- 106 times faster in GENESIS (MD application), 153 times faster in NICAM+LETKF (climate simulation and data assimilation) were estimated

● 3. Easy-of-use system for wide-range of users

- Shared memory system with high-bandwidth on-package memory must make existing OpenMP-MPI program ported easily.
- No programming effort for accelerators such as GPUs is required.
- Co-design with application developers

Post-K prototype board and rack


- “Fujitsu Completes Post-K Supercomputer CPU Prototype, Begins Functionality Trials”, HPCwire June 21, 2018
- “Fujitsu has now completed the prototype CPU chip that will serve as the core of post-K, commencing functionality field trials.”



2 CPU / CMU



Shelf: 48 CPUs (24 CMU)
Rack: 8 shelves = 384 CPUs (8x48)



Advances from K computer

	K computer	Post-K	ratio
# core	8	48	
Si tech. (nm)	45	7	
Core perf. (GFLOPS)	16	56~	3.5
Chip(node) perf. (TFLOPS)	0.128	2.7~	21
Memory BW (GB/s)	64	1024	
B/F (Bytes/FLOP)	0.5	0.4	
#node / rack	96	384	4
Rack perf. (TFLOPS)	12.3	1036.8	84
#node/system	82,944	???	
System perf.(PFLOPS)	10.6	???	

← Si Tech

← SVE

← CMG&Si Tech

← HBM

- SVE increases core performance
- Silicon tech. and scalable architecture (CMG) to increase node performance
- HBM enables high bandwidth

“PostK” performance evaluation environment


- **RIKEN is constructing “PostK” performance evaluation environment for application programmers to evaluate and estimate the performance of their applications on “PostK” and for performance turning for “postK”.**
- **The “PostK” performance evaluation environment is available on the servers installed in RIKEN. The environment includes the following tools and servers:**
 - A small-scale FX100 system and “postK” performance estimation tool:

The estimation tool gives the performance estimation of multithreaded programs on “postK” from the profile data taken on FX100.
 - “PostK” processor simulator based on GEM-5:

“PostK” processor simulator will give a detail performance results including estimated executing time, cache-miss, the number of instruction executed in O3. The user can understand how the compiled code for SVE is executed on “postK” processor for optimization. (Arm released GEM-5 beta0 of SVE)
FP16 SVE will be available soon.
 - Compilers for “PostK” processor
 - Fujitsu Compilers : Fortran, C, C++. Fully-tuning for “postK” architecture.
 - Arm Compiler : LLVM-based compiler to generate code forArmv8-A + SV. C,C++ by Clang, Fortran by Flang
 - SVE emulator on Arm server, developed by Arm for fast SVE code execution.
 - Arm Servers (HPE Appollo 70, Available from Dec/2018)

Schedule on Development and Porting Support

NOW



- CY2018. Q2, Optimization guidebook is incrementally published
- CY2020. Q2, Early access program starts
- CY2021. Q1/Q2, General operation starts

Note: Fujitsu will reveal features of Post-K CPU at Hot Chips 2018.

- Takeo Yoshida, "Fujitsu's HPC processor for the Post-K computer," IEEE Hot Chips: A Symposium on High Performance Chips, San Jose, August 21, 2018.

Post-K CPU New Innovations: Summary

1. Ultra high bandwidth using on-package memory & matching CPU core

- Recent studies show that majority of apps are memory bound, some compute bound but can use lower precision e.g. FP16
- Comparison w/mainstream CPU: much faster FPU, almost order magnitude faster memory BW, and ultra high performance accordingly
- Memory controller to sustain massive on package memory (OPM) BW: difficult for coherent memory CPU, first CPU in the world to support OPM

2. Very Green e.g. extreme power efficiency

- Power optimized design, clock gating & power knob, efficient cooling
- Power efficiency much better than CPUs, comparable to GPU systems

3. Arm Global Ecosystem & SVE contribution

- Annual processor production: x86 3-400mil, ARM 21bil, (2~3 bil high end)
- Rapid upbringing HPC&IDC Ecosystem (e.g. Cavium, HPE, Sandia, Bristol, ...)
- SVE(Scalable Vector Extension) -> Arm-Fujitsu co-design, future global std.

4. High Performance on Society5.0 apps including AI

- Next gen AI/ML requires massive speedup => high perf chips + HPC massive scalability across chips
- Post-K processor: support for AI/ML acceleration e.g. Int8/FP16+fast memory for GPU-class convolution, fast interconnect for massive scaling
- Top performance in AI as well as other Society 5.0 apps