MOVT

Move Top writes an immediate value to the top halfword of the destination register. It does not affect the contents of the bottom halfword.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
!= 111100110100imm4Rdimm12
cond

A1

MOVT{<c>}{<q>} <Rd>, #<imm16>

d = UInt(Rd); imm16 = imm4:imm12; if d == 15 then UNPREDICTABLE;

T1

15141312111098765432101514131211109876543210
11110i101100imm40imm3Rdimm8

T1

MOVT{<c>}{<q>} <Rd>, #<imm16>

d = UInt(Rd); imm16 = imm4:i:imm3:imm8; if d == 15 then UNPREDICTABLE; // ARMv8-A removes UNPREDICTABLE for R13

For more information about the constrained unpredictable behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<c>

See Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<Rd>

Is the general-purpose destination register, encoded in the "Rd" field.

<imm16>

For encoding A1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:imm12" field.

For encoding T1: is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm4:i:imm3:imm8" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); R[d]<31:16> = imm16; // R[d]<15:0> unchanged


Internal version only: isa v00_79, pseudocode v34.2 ; Build timestamp: 2017-12-19T15:42

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.