Push multiple registers to Stack stores multiple general-purpose registers to the stack, storing to consecutive memory locations ending just below the address in SP, and updates SP to point to the start of the stored data.
This is an alias of STMDB, STMFD. This means:
It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
!= 1111 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | register_list | ||||||||||||||||||
cond | W | Rn |
PUSH{<c>}{<q>} <registers>
is equivalent to
STMDB{<c>}{<q>} SP!, <registers>
and is the preferred disassembly when BitCount(register_list) > 1.
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | (0) | M | (0) | register_list | ||||||||||||
W | Rn | P | register_list<13> |
PUSH{<c>}.W <registers> // (All registers in R0-R7, LR)
PUSH{<c>}{<q>} <registers>
is equivalent to
STMDB{<c>}{<q>} SP!, <registers>
and is the preferred disassembly when BitCount(M:register_list) > 1.
<c> |
<q> |
The description of STMDB, STMFD gives the operational pseudocode for this instruction.
Internal version only: isa v00_81, pseudocode v34.2.2 ; Build timestamp: 2018-03-28T20:43
Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.