FCVTZU

Floating-point convert to unsigned integer, rounding toward zero (predicated).

Convert to the unsigned integer nearer to zero from each active floating-point element of the source vector, and place the results in the corresponding elements of the destination vector. Inactive elements in the destination vector register remain unmodified.

If the source and destination types have a different size the smaller data type is held unpacked in the least significant bits of elements of the larger size. When the source is the smaller type the unused upper bits of the source element are ignored. When the destination is the smaller type the unused upper bits of the destination element are set to zero.

It has encodings from 7 classes: Half-precision to 16-bit , Half-precision to 32-bit , Half-precision to 64-bit , Single-precision to 32-bit , Single-precision to 64-bit , Double-precision to 32-bit and Double-precision to 64-bit

Half-precision to 16-bit

313029282726252423222120191817161514131211109876543210
0110010101011011101PgZnZd

Half-precision to 16-bit

FCVTZU <Zd>.H, <Pg>/M, <Zn>.H

integer esize = 16; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 16; integer d_esize = 16; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Half-precision to 32-bit

313029282726252423222120191817161514131211109876543210
0110010101011101101PgZnZd

Half-precision to 32-bit

FCVTZU <Zd>.S, <Pg>/M, <Zn>.H

integer esize = 32; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 16; integer d_esize = 32; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Half-precision to 64-bit

313029282726252423222120191817161514131211109876543210
0110010101011111101PgZnZd

Half-precision to 64-bit

FCVTZU <Zd>.D, <Pg>/M, <Zn>.H

integer esize = 64; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 16; integer d_esize = 64; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Single-precision to 32-bit

313029282726252423222120191817161514131211109876543210
0110010110011101101PgZnZd

Single-precision to 32-bit

FCVTZU <Zd>.S, <Pg>/M, <Zn>.S

integer esize = 32; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 32; integer d_esize = 32; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Single-precision to 64-bit

313029282726252423222120191817161514131211109876543210
0110010111011101101PgZnZd

Single-precision to 64-bit

FCVTZU <Zd>.D, <Pg>/M, <Zn>.S

integer esize = 64; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 32; integer d_esize = 64; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Double-precision to 32-bit

313029282726252423222120191817161514131211109876543210
0110010111011001101PgZnZd

Double-precision to 32-bit

FCVTZU <Zd>.S, <Pg>/M, <Zn>.D

integer esize = 64; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 64; integer d_esize = 32; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Double-precision to 64-bit

313029282726252423222120191817161514131211109876543210
0110010111011111101PgZnZd

Double-precision to 64-bit

FCVTZU <Zd>.D, <Pg>/M, <Zn>.D

integer esize = 64; integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Zd); integer s_esize = 64; integer d_esize = 64; boolean unsigned = TRUE; FPRounding rounding = FPRounding_ZERO;

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

Operation

CheckSVEEnabled(); integer elements = VL DIV esize; bits(PL) mask = P[g]; bits(VL) operand = Z[n]; bits(VL) dest = Z[d]; bits(VL) result; for e = 0 to elements-1 bits(esize) element = Elem[operand, e, esize]; if ElemP[mask, e, esize] == '1' then bits(d_esize) res = FPToFixed(element<s_esize-1:0>, 0, unsigned, FPCR, rounding); Elem[result, e, esize] = Extend(res, unsigned); else Elem[result, e, esize] = Elem[dest, e, esize]; Z[d] = result;


Release: 00rel4.1-manual

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.