The MPAMF_CSUMON_IDR characteristics are:
The MPAMF_CSUMON_IDR is a 32-bit read-only register that indicates the number of cache storage usage monitors for this MSC. MPAMF_CSUMON_IDR_s indicates the number of Secure cache storage usage monitors. MPAMF_CSUMON_IDR_ns indicates the number of Non-secure cache storage usage monitors.
The power domain of MPAMF_CSUMON_IDR is IMPLEMENTATION DEFINED.
This register is present only when MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.MSMON_CSU == 1. Otherwise, direct accesses to MPAMF_CSUMON_IDR are RES0.
MPAMF_CSUMON_IDR is a 32-bit register.
The MPAMF_CSUMON_IDR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
HAS_CAPTURE | RES0 | NUM_MON |
The implementation of this MSC supports copying an MSMON_CSU to the corresponding MSMON_CSU_CAPTURE on a capture event.
HAS_CAPTURE | Meaning |
---|---|
0b0 |
MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in the CSU monitor. |
0b1 |
The MSMON_CSU_CAPTURE register is implemented and the CSU monitor supports the capture event behavior. |
Reserved, RES0.
The number of cache storage usage monitors implemented in this MSC.
This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.
MPAMF_CSUMON_IDR is read-only.
MPAMF_CSUMON_IDR must be readable from the Non-secure and Secure MPAM feature pages.
MPAMF_CSUMON_IDR is permitted to have the same contents when read from either the Secure and Non-secure MPAM feature pages unless the register contents is different for Secure and Non-secure versions, when there must be separate registers in the Secure (MPAMF_CSUMON_IDR_s) and Non-secure (MPAMF_CSUMON_IDR_ns) MPAM feature pages.
Component | Frame | Offset | Instance |
---|---|---|---|
MPAM | MPAMF_BASE_s | 0x0088 | MPAMF_CSUMON_IDR_s |
Accesses on this interface are RO.
Component | Frame | Offset | Instance |
---|---|---|---|
MPAM | MPAMF_BASE_ns | 0x0088 | MPAMF_CSUMON_IDR_ns |
Accesses on this interface are RO.
27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.