AMEVCNTVOFF0<n>_EL2, Activity Monitors Event Counter Virtual Offset Registers 0, n = 0 - 15

The AMEVCNTVOFF0<n>_EL2 characteristics are:

Purpose

Holds the 64-bit virtual offset for architected activity monitor events.

Configuration

This register is present only when ARMv8.6-AMU is implemented. Otherwise, direct accesses to AMEVCNTVOFF0<n>_EL2 are UNDEFINED.

Attributes

AMEVCNTVOFF0<n>_EL2 is a 64-bit register.

Field descriptions

The AMEVCNTVOFF0<n>_EL2 bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
Virtual offset
Virtual offset
313029282726252423222120191817161514131211109876543210

Bits [63:0]

Virtual offset.

This field resets to an architecturally UNKNOWN value.

Accessing the AMEVCNTVOFF0<n>_EL2

If <n> is not 0, 2 or 3, reads and writes of AMEVCNTVOFF0<n>_EL2 are UNDEFINED.

Accesses to this register use the following encodings:

MRS <Xt>, AMEVCNTVOFF0<n>_EL2

op0op1CRnCRmop2
0b110b1000b11010b100:n[3]n[2:0]

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then return NVMem[0xA00+8*UInt(CRm<0>:op2<2:0>)]; elsif EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.AMVOFFEN == '0' then AArch64.SystemAccessTrap(EL3, 0x18); elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TAM == '1' then AArch64.SystemAccessTrap(EL3, 0x18); else return AMEVCNTVOFF0_EL2[UInt(CRm<0>:op2<2:0>)]; elsif PSTATE.EL == EL3 then return AMEVCNTVOFF0_EL2[UInt(CRm<0>:op2<2:0>)];

MSR AMEVCNTVOFF0<n>_EL2, <Xt>

op0op1CRnCRmop2
0b110b1000b11010b100:n[3]n[2:0]

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then NVMem[0xA00+8*UInt(CRm<0>:op2<2:0>)] = X[t]; elsif EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then AMEVCNTVOFF0_EL2[UInt(CRm<0>:op2<2:0>)] = X[t]; elsif PSTATE.EL == EL3 then AMEVCNTVOFF0_EL2[UInt(CRm<0>:op2<2:0>)] = X[t];




13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.