(old) | htmldiff from- | (new) |
The RMR_EL1 characteristics are:
WhenIf EL1 is the highest implemented Exception level and this register is implemented:
AArch64 System register RMR_EL1 bits [31:0]
are architecturally mapped to
AArch32 System register RMR[31:0]
when the highest implemented Exception level is EL1.IsHighestEL(EL1).
ThisOnly registerimplemented isif presentEL1 only
whenis the highest implemented Exception levellevel. isIn EL1.
Otherwise,this direct accesses to RMR_EL1 arecase: UNDEFINED.
When EL1 is the highest implemented Exception level:
Some or all RW fields of this register have defined reset values.
These apply
only if the PE resets into an Exception level that is using AArch64.
Otherwise,
RW fields in this register reset to architecturally UNKNOWN values.
RMR_EL1 is a 64-bit register.
The RMR_EL1 bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
RES0 | |||||||||||||||||||||||||||||||
RES0 | RR | AA64 | |||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved, RES0.
Reset Request. Setting this bit to 1 requests a Warm reset.
This field resets to 0.
When EL1 can use AArch32, determines which Execution state the PE boots into after a Warm reset:
AA64 | Meaning |
---|---|
0b0 | AArch32. |
0b1 | AArch64. |
On coming out of the Warm reset, execution starts at the IMPLEMENTATION DEFINED reset vector address of the specified Execution state.
If EL1 cancannot only use AArch64 state,AArch32 this bit is RAO/WI.
When implemented as a RW field, this field resets to 1 on a Cold reset.
Reserved, RAO/WI.
Accesses to this register use the following encodings:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b1100 | 0b0000 | 0b010 |
if PSTATE.EL == EL1 && IsHighestEL(EL1) then return RMR_EL1; else UNDEFINED;
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b1100 | 0b0000 | 0b010 |
if PSTATE.EL == EL1 && IsHighestEL(EL1) then RMR_EL1 = X[t]; else UNDEFINED;
1327/1209/2019 1518:1348; 391b5248b29fb2f001ef74792eaacbd6fc72f2116134483bd14dc8c12a99c984cbfe3431cc1c9707
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |