The AMCNTENSET1 characteristics are:
Enable control bits for the auxiliary activity monitors event counters, AMEVCNTR1<n>.
External register AMCNTENSET1 bits [31:0] are architecturally mapped to AArch64 System register AMCNTENSET1_EL0[31:0] .
External register AMCNTENSET1 bits [31:0] are architecturally mapped to AArch32 System register AMCNTENSET1[31:0] .
The power domain of AMCNTENSET1 is IMPLEMENTATION DEFINED.
This register is present only when AMUv1 is implemented. Otherwise, direct accesses to AMCNTENSET1 are RES0.
AMCNTENSET1 is a 32-bit register.
The AMCNTENSET1 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
P<n>, bit [n] |
Activity monitor event counter enable bit for AMEVCNTR1<n>.
Bits [31:N] are RAZ/WI. N is the value in AMCGCR.CG1NC.
Possible values of each bit are:
P<n> | Meaning |
---|---|
0b0 |
When read, means that AMEVCNTR1<n> is disabled. When written, has no effect. |
0b1 |
When read, means that AMEVCNTR1<n> is enabled. When written, enables AMEVCNTR1<n>. |
On a Cold reset, this field resets to 0.
If the number of auxiliary activity monitor event counters implemented is zero, reads and writes of AMCNTENSET1 are CONSTRAINED UNPREDICTABLE, and accesses to the register behave as RAZ/WI.
The number of auxiliary activity monitor counters implemented is zero exactly when AMCFGR.NCG == 0b0000.
Component | Offset | Instance |
---|---|---|
AMU | 0xC04 | AMCNTENSET1 |
Accesses on this interface are RO.
13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.