(old) htmldiff from-(new)

CNTCV, Counter Count Value register

The CNTCV characteristics are:

Purpose

Indicates the current count value.

Configuration

The power domain of CNTCV is IMPLEMENTATION DEFINED.

The power domain of CNTCV is IMPLEMENTATION DEFINED. RW fields in this register reset to architecturally UNKNOWN values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain.

For more information see 'Power and reset domains for the system level implementation of the Generic Timer' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Attributes

CNTCV is a 64-bit register.

Field descriptions

The CNTCV bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
CountValue
CountValue
313029282726252423222120191817161514131211109876543210

CountValue, bits [63:0]

Indicates the counter value.

This field resets to an architecturally UNKNOWN value.

Accessing the CNTCV

FrameAccessibility
CNTControlBaseRW
CNTReadBaseRO

A write to CNTCV must be visible in the CNTPCT register of each running processor in a finite time.

For the instance of the register in the CNTControlBase frame:

In an implementation that supports 64-bit atomic memory accesses, this register must be accessible using a 64-bit atomic access.

CNTCV can be accessed through the memory-mapped interfaces:

ComponentFrameOffsetInstanceRange
TimerCNTControlBase0x008CNTCV63:0

Accesses on this interface are RW.

ComponentFrameOffsetInstanceRange
TimerCNTReadBase0x000CNTCV63:0

Accesses on this interface are RO.




1327/1209/2019 1518:1348; 391b5248b29fb2f001ef74792eaacbd6fc72f2116134483bd14dc8c12a99c984cbfe3431cc1c9707

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)