(old) | htmldiff from- | (new) |
The GICR_CLRLPIR characteristics are:
Clears the pending state of the specified LPI.
This register is present only when GICv4.1 is implemented. Otherwise, direct accesses to GICR_CLRLPIR are RES0.
A copy of this register is provided for each Redistributor.
GICR_CLRLPIR is a 64-bit register.
The GICR_CLRLPIR bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
RES0 | |||||||||||||||||||||||||||||||
pINTID | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved, RES0.
The INTID of the physical LPI.
The size of this field is IMPLEMENTATION DEFINED, and is specified by the GICD_TYPER.IDbitsIdbits field. Unimplemented bits are RES0.
When written with a 32-bit write the data is zero-extended to 64 bits.
This register is mandatory in an implementation that supports LPIs and does not include an ITS. The functionality of this register is IMPLEMENTATION DEFINED in an implementation that does include an ITS.
Writes to this register have no effect if any of the following apply:
Component | Frame | Offset | Instance |
---|---|---|---|
GIC Redistributor | RD_base | 0x0048 | GICR_CLRLPIR |
This interface is accessible as follows:
1327/1209/2019 1518:1348; 391b5248b29fb2f001ef74792eaacbd6fc72f2116134483bd14dc8c12a99c984cbfe3431cc1c9707
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |