(old) | htmldiff from- | (new) |
The DBGDTRTXint characteristics are:
Transfers data from the PE to an external debugger. For example, it is used by a debug target to transfer data to the debugger. See DBGDTR_EL0 for additional architectural mappings. It is a component of the Debug Communication Channel.
AArch32 System register DBGDTRTXint bits [31:0] are architecturally mapped to AArch64 System register DBGDTRTX_EL0[31:0] .
AArch32 System register DBGDTRTXint bits [31:0] are architecturally mapped to External register DBGDTRTX_EL0[31:0] .
ThisRW registerfields isin presentthis only
whenregister AArch32reset is supported at any Exception level.
Otherwise, direct accesses to DBGDTRTXint arearchitecturally UNKNOWN.values.
DBGDTRTXint is a 32-bit register.
The DBGDTRTXint bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Return DTRTX |
Return DTRTX.
Writes to this register:
If TXfull is set to 1, set DTRTX to UNKNOWN.
If TXfull is set to 0, update the value in DTRTX.
After the write, TXfull is set to 1.
For the full behavior of the Debug Communications Channel, see The Debug Communication Channel and Instruction Transfer Register.
On a Cold reset, this field resets to an architecturally UNKNOWN value.
Data can be loaded from memory into this register using LDC (immediate) and LDC (literal).
Accesses to this register use the following encodings:
coproc | opc1 | CRn | CRm | opc2 |
---|---|---|---|---|
0b1110 | 0b000 | 0b0000 | 0b0101 | 0b000 |
if Halted() then
DBGDTRTXint = R[t];
elsif PSTATE.EL == EL0 then
if !Halted() && !ELUsingAArch32(EL1) && MDSCR_EL1.TDCC == '1' then
if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
AArch64.AArch32SystemAccessTrap(EL2, 0x05);
else
AArch64.AArch32SystemAccessTrap(EL1, 0x05);
elsif !Halted() && ELUsingAArch32(EL1) && DBGDSCRext.UDCCdis == '1' then
if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
AArch64.AArch32SystemAccessTrap(EL2, 0x05);
elsif EL2Enabled() && ELUsingAArch32(EL2) && HCR.TGE == '1' then
AArch32.TakeHypTrapException(0x00);
else
UNDEFINED;
elsif !Halted() && EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.TDCC == '1' then
AArch64.AArch32SystemAccessTrap(EL2, 0x05);
elsif !Halted() && EL2Enabled() && ELUsingAArch32(EL2) && HDCR.TDCC == '1' then
AArch32.TakeHypTrapException(0x05);
elsif !Halted() && EL2Enabled() && !ELUsingAArch32(EL2) && (HCR_EL2.TGE == '1' || MDCR_EL2.<TDE,TDA> != '00') then
AArch64.AArch32SystemAccessTrap(EL2, 0x05);
elsif !Halted() && EL2Enabled() && !ELUsingAArch32(EL2) && (HCR.TGE == '1' || HDCR.<TDE,TDA> != '00') then
AArch32.TakeHypTrapException(0x05);
elsif !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDCC == '1' then
AArch64.AArch32SystemAccessTrap(EL3, 0x05);
elsif !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && SDCR.TDCCMDCR_EL3.TDA == '1' then
AArch32.TakeMonitorTrapException();AArch64.AArch32SystemAccessTrap(EL3, 0x05);
elsif !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDASDCR.TDCC == '1' then
AArch64.AArch32SystemAccessTrap(EL3, 0x05);AArch32.TakeMonitorTrapException();
else
DBGDTRTXint = R[t];
elsif PSTATE.EL == EL1 then
if !Halted() && EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.TDCC == '1' then
AArch64.AArch32SystemAccessTrap(EL2, 0x05);
elsif !Halted() && EL2Enabled() && ELUsingAArch32(EL2) && HDCR.TDCC == '1' then
AArch32.TakeHypTrapException(0x05);
elsif !Halted() && EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.<TDE,TDA> != '00' then
AArch64.AArch32SystemAccessTrap(EL2, 0x05);
elsif !Halted() && EL2Enabled() && ELUsingAArch32(EL2) && HDCR.<TDE,TDA> != '00' then
AArch32.TakeHypTrapException(0x05);
elsif !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDCC == '1' then
AArch64.AArch32SystemAccessTrap(EL3, 0x05);
elsif !Halted() && HaveEL(EL3) && ELUsingAArch32(EL3) && SDCR.TDCC == '1' then
AArch32.TakeMonitorTrapException();
elsif !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then
AArch64.AArch32SystemAccessTrap(EL3, 0x05);
else
DBGDTRTXint = R[t];
elsif PSTATE.EL == EL2 then
if !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDCC == '1' then
AArch64.AArch32SystemAccessTrap(EL3, 0x05);
elsif !Halted() && HaveEL(EL3) && ELUsingAArch32(EL3) && SDCR.TDCC == '1' then
AArch32.TakeMonitorTrapException();
elsif !Halted() && HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then
AArch64.AArch32SystemAccessTrap(EL3, 0x05);
else
DBGDTRTXint = R[t];
elsif PSTATE.EL == EL3 then
if PSTATE.M!Halted() !=&& M32_MonitorHaveEL(EL3) && ELUsingAArch32(EL3) && SDCR.TDCC == '1' then
AArch32.TakeMonitorTrapException();
else
DBGDTRTXint = R[t];
1327/1209/2019 1518:1348; 391b5248b29fb2f001ef74792eaacbd6fc72f2116134483bd14dc8c12a99c984cbfe3431cc1c9707
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |