ERRPIDR2, Peripheral Identification Register 2

The ERRPIDR2 characteristics are:

Purpose

Provides discovery information about the component.

For more information, see 'About the Peripheral identification scheme'.

Configuration

Implementation of this register is OPTIONAL.

Attributes

ERRPIDR2 is a 32-bit register.

Field descriptions

The ERRPIDR2 bit assignments are:

When the component uses a 12-bit part number:

313029282726252423222120191817161514131211109876543210
RES0REVISIONJEDECDES_1

Bits [31:8]

Reserved, RES0.

REVISION, bits [7:4]

IMPLEMENTATION DEFINED.

Component major revision. ERRPIDR2.REVISION and ERRPIDR3.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and ERRPIDR3.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or ERRPIDR3.REVAND must be increased to ensure that software can differentiate the different revisions of the component. If ERRPIDR2.REVISION is increased then ERRPIDR3.REVAND should be set to 0b0000.

JEDEC, bit [3]

JEDEC-assigned JEP106 implementer code is used.

This bit reads as one.

DES_1, bits [2:0]

IMPLEMENTATION DEFINED.

Designer, JEP106 identification code, bits [6:4]. ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.

Note

For a component designed by Arm Limited, the JEP106 identification code is 0x3B.

When the component uses a 16-bit part number:

313029282726252423222120191817161514131211109876543210
RES0PART_2JEDECDES_1

Bits [31:8]

Reserved, RES0.

PART_2, bits [7:4]

IMPLEMENTATION DEFINED.

Part number, bits [15:12].

The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:

JEDEC, bit [3]

JEDEC-assigned JEP106 implementer code is used.

This bit reads as one.

DES_1, bits [2:0]

IMPLEMENTATION DEFINED.

Designer, JEP106 identification code, bits [6:4]. ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.

Note

For a component designed by Arm Limited, the JEP106 identification code is 0x3B.

Accessing the ERRPIDR2

ERRPIDR2 can be accessed through the memory-mapped interfaces:

ComponentOffset
RAS0xFE8

Accesses on this interface are RO.




13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.