(old) htmldiff from-(new)

ERRCRICR0, Critical Error Interrupt Configuration Register 0

The ERRCRICR0 characteristics are:

Purpose

Critical Error Interrupt configuration register.

Configuration

This register is present only when (the Critical Error Interrupt is implemented orand theinterrupt implementationconfiguration doesregisters not use the recommended layout for the ERRIRQCR<n> registers) and interrupt configuration registers are implemented. format. Otherwise, direct accesses to ERRCRICR0 are RES0IMPLEMENTATION DEFINED.

ERRCRICR0 is implemented only as part of a memory-mapped group of error records.

Attributes

ERRCRICR0 is a 64-bit register.

Field descriptions

The ERRCRICR0 bit assignments are:

When the Critical Error Interrupt is implemented and the implementation uses the recommended layout for the ERRIRQCR<n> registers:

6362616059585756555453525150494847464544434241403938373635343332
RES0ADDR
ADDRRES0
313029282726252423222120191817161514131211109876543210

Bits [63:56]

Reserved, RES0.

ADDR, bits [55:2]

Message Signaled Interrupt address. (ERRCRICR0.ADDRSpecifies << 2) is the address that the component writes to when signaling thean Critical Error Interrupt. Bits [1:0] of the address are always zero.interrupt.

The physical address size supportedof bya thephysical componentaddress is IMPLEMENTATION DEFINED. Unimplemented high-order physical address bits are RES0.

OnThe anfollowing Error recovery reset, this field resets to an architecturallyapply: UNKNOWN value.

On a Cold reset, this field resets to an architecturally UNKNOWN value.

Bits [1:0]

Reserved, RES0.

When the implementation does not use the recommended layout for the ERRIRQCR<n> registers:

6362616059585756555453525150494847464544434241403938373635343332
IMPLEMENTATION DEFINED
IMPLEMENTATION DEFINED
313029282726252423222120191817161514131211109876543210

IMPLEMENTATION DEFINED, bits [63:0]

IMPLEMENTATION DEFINED.

Accessing the ERRCRICR0

ERRCRICR0 can be accessed through the memory-mapped interfaces:

ComponentOffset
RAS0xEA0

Accesses on this interface are RW.




0114/0704/2020 1520:5709; 80324f0b9997bede489cc15ad1565345720bcd2adff0d3e465311dd9ce541b6a1e1d6c05a0668645

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)