(old) | htmldiff from- | (new) |
The AMPIDR2 characteristics are:
Provides information to identify an activity monitors component.
For more information, see 'About the Peripheral identification scheme'.
The power domain of AMPIDR2 is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
This register is present only when FEAT_AMUv1 is implemented.
This register is present only
when AMUv1 is implemented.
Otherwise, direct accesses to AMPIDR2 are RES0.
AMPIDR2 is a 32-bit register.
The AMPIDR2 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | REVISION | JEDEC | DES_1 |
Reserved, RES0.
Part major revision. Parts can also use this field to extend Part number to 16-bits.
The value of this field is IMPLEMENTATION DEFINED.
RAO. Indicates a JEP106 identity code is used.
Designer, most significant bits of JEP106 ID code.
The value of this field is IMPLEMENTATION DEFINED. For Arm Limited, this field is 0b011.
Component | Offset | Instance |
---|---|---|
AMU | 0xFE8 | AMPIDR2 |
Accesses on this interface are RO.
0114/0704/2020 1520:5709; 80324f0b9997bede489cc15ad1565345720bcd2adff0d3e465311dd9ce541b6a1e1d6c05a0668645
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |