The PMITCTRL characteristics are:
Enables the Performance Monitors to switch from default mode into integration mode, where test software can control directly the inputs and outputs of the PE, for integration testing or topology detection.
It is IMPLEMENTATION DEFINED whether PMITCTRL is implemented in the Core power domain or in the Debug power domain.
Implementation of this register is OPTIONAL.
PMITCTRL is a 32-bit register.
The PMITCTRL bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | IME |
Reserved, RES0.
Integration mode enable. When IME == 1, the device reverts to an integration mode to enable integration testing or topology detection. The integration mode behavior is IMPLEMENTATION DEFINED.
IME | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
Integration mode enabled. |
The following resets apply:
If the register is implemented in the Core power domain:
On a Cold reset, this field resets to 0.
On an External debug reset, the value of this field is unchanged.
On a Warm reset, the value of this field is unchanged.
If the register is implemented in the External debug power domain:
On a Cold reset, the value of this field is unchanged.
On an External debug reset, this field resets to 0.
On a Warm reset, the value of this field is unchanged.
Component | Offset | Instance |
---|---|---|
PMU | 0xF00 | PMITCTRL |
This interface is accessible as follows:
01/07/2020 15:57; 80324f0b9997bede489cc15ad1565345720bcd2a
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.