(old) htmldiff from-(new)

ZCR_EL2, SVE Control Register for EL2

The ZCR_EL2 characteristics are:

Purpose

The SVE Control Register for EL2 is used to control aspects of SVE visible at Exception levels EL2, EL1, and EL0, when EL2 is enabled in the current Security state.

Configuration

This register is present only when FEAT_SVE is implemented. Otherwise, direct accesses to ZCR_EL2 are UNDEFINED.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

ZCR_EL2 is a 64-bit register.

Field descriptions

The ZCR_EL2 bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
RES0
RES0RAZ/WILEN
313029282726252423222120191817161514131211109876543210

Bits [63:9]

Reserved, RES0.

Bits [8:4]

Reserved, RAZ/WI.

LEN, bits [3:0]

EffectiveConstrains Scalablethe Vectorscalable Length.vector register length for EL2, EL1, and EL0 to (LEN+1)x128 bits, when EL2 is enabled in the current Security state. For all purposes other than returning the result of a direct read of ZCR_EL2 then this field behaves as if it is set to the minimum of the stored value and the constrained length inherited from more privileged Exception levels in the current Security state, rounded down to the nearest implemented vector length.

Constrains the scalable vector register length for EL2, EL1, and EL0 to (LEN+1)x128 bits, when EL2 is enabled in the current Security state.

For all purposes other than returning the result of a direct read of ZCR_EL2, this field behaves as if:

An indirect read of ZCR_EL2.LEN appears to occur in program order relative to a direct write of the same register, without the need for explicit synchronization.

On a Warm reset, thisThis field resets to an architecturally UNKNOWN value.

Accessing the ZCR_EL2

When HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic ZCR_EL2 or ZCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

Accesses to this register use the following encodings:

MRS <Xt>, ZCR_EL2

op0op1CRnCRmop2
0b110b1000b00010b00100b000

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && CPTR_EL3.EZ == '0' then UNDEFINED; elsif HCR_EL2.E2H == '0' && CPTR_EL2.TZ == '1' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HCR_EL2.E2H == '1' && CPTR_EL2.ZEN == 'x0' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HaveEL(EL3) && CPTR_EL3.EZ == '0' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x19); else return ZCR_EL2; elsif PSTATE.EL == EL3 then if CPTR_EL3.EZ == '0' then AArch64.SystemAccessTrap(EL3, 0x19); else return ZCR_EL2;

MSR ZCR_EL2, <Xt>

op0op1CRnCRmop2
0b110b1000b00010b00100b000

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && CPTR_EL3.EZ == '0' then UNDEFINED; elsif HCR_EL2.E2H == '0' && CPTR_EL2.TZ == '1' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HCR_EL2.E2H == '1' && CPTR_EL2.ZEN == 'x0' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HaveEL(EL3) && CPTR_EL3.EZ == '0' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x19); else ZCR_EL2 = X[t]; elsif PSTATE.EL == EL3 then if CPTR_EL3.EZ == '0' then AArch64.SystemAccessTrap(EL3, 0x19); else ZCR_EL2 = X[t];

MRS <Xt>, ZCR_EL1

op0op1CRnCRmop2
0b110b0000b00010b00100b000

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && CPTR_EL3.EZ == '0' then UNDEFINED; elsif CPACR_EL1.ZEN == 'x0' then AArch64.SystemAccessTrap(EL1, 0x19); elsif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TZ == '1' then AArch64.SystemAccessTrap(EL2, 0x19); elsif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.ZEN == 'x0' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HaveEL(EL3) && CPTR_EL3.EZ == '0' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x19); elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '111' then return NVMem[0x1E0]; else return ZCR_EL1; elsif PSTATE.EL == EL2 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && CPTR_EL3.EZ == '0' then UNDEFINED; elsif HCR_EL2.E2H == '0' && CPTR_EL2.TZ == '1' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HCR_EL2.E2H == '1' && CPTR_EL2.ZEN == 'x0' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HaveEL(EL3) && CPTR_EL3.EZ == '0' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x19); elsif HCR_EL2.E2H == '1' then return ZCR_EL2; else return ZCR_EL1; elsif PSTATE.EL == EL3 then if CPTR_EL3.EZ == '0' then AArch64.SystemAccessTrap(EL3, 0x19); else return ZCR_EL1;

MSR ZCR_EL1, <Xt>

op0op1CRnCRmop2
0b110b0000b00010b00100b000

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && CPTR_EL3.EZ == '0' then UNDEFINED; elsif CPACR_EL1.ZEN == 'x0' then AArch64.SystemAccessTrap(EL1, 0x19); elsif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TZ == '1' then AArch64.SystemAccessTrap(EL2, 0x19); elsif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.ZEN == 'x0' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HaveEL(EL3) && CPTR_EL3.EZ == '0' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x19); elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '111' then NVMem[0x1E0] = X[t]; else ZCR_EL1 = X[t]; elsif PSTATE.EL == EL2 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && CPTR_EL3.EZ == '0' then UNDEFINED; elsif HCR_EL2.E2H == '0' && CPTR_EL2.TZ == '1' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HCR_EL2.E2H == '1' && CPTR_EL2.ZEN == 'x0' then AArch64.SystemAccessTrap(EL2, 0x19); elsif HaveEL(EL3) && CPTR_EL3.EZ == '0' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.SystemAccessTrap(EL3, 0x19); elsif HCR_EL2.E2H == '1' then ZCR_EL2 = X[t]; else ZCR_EL1 = X[t]; elsif PSTATE.EL == EL3 then if CPTR_EL3.EZ == '0' then AArch64.SystemAccessTrap(EL3, 0x19); else ZCR_EL1 = X[t];




3001/0907/2020 15:0757; ccead0cb9f089f9ceec50268e82aec9e7104721180324f0b9997bede489cc15ad1565345720bcd2a

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)