The ERRIIDR characteristics are:
Defines the implementer of the component.
Implementation of this register is OPTIONAL.
This register is present only when RAS System Architecture v1.1 is implemented.
ERRIIDR is a 32-bit register.
The ERRIIDR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ProductID | Variant | Revision | Implementer |
Part number, bits [11:0]. The part number is selected by the designer of the component.
If ERRPIDR0 and ERRPIDR1 are implemented, ERRPIDR0.PART_0 matches bits [7:0] of ERRIIDR.ProductID and ERRPIDR1.PART_1 matches bits [11:8] of ERRIIDR.ProductID.
Component major revision.
This field distinguishes product variants or major revisions of the product.
If ERRPIDR2 is implemented, ERRPIDR2.REVISION matches ERRIIDR.Variant.
Component minor revision.
This field distinguishes minor revisions of the product.
If ERRPIDR3 is implemented, ERRPIDR3.REVAND matches ERRIIDR.Revision.
Contains the JEP106 code of the company that implemented the RAS component. For an Arm implementation, this field has the value 0x43B.
Bits [11:8] contain the JEP106 continuation code of the implementer, and bits [6:0] contain the JEP106 identity code of the implementer. Bit 7 is RES0.
If ERRPIDR4 is implemented, ERRPIDR2 is implemented, and ERRPIDR1 is implemented, ERRPIDR4.DES_2 matches bits [11:8] of ERRIIDR.Implementer, ERRPIDR2.DES_1 matches bits [6:4] of ERRIIDR.Implementer, and ERRPIDR1.DES_0 matches bits [3:0] of ERRIIDR.Implementer.
Component | Offset |
---|---|
RAS | 0xE10 |
Accesses on this interface are RO.
30/09/2020 15:07; ccead0cb9f089f9ceec50268e82aec9e71047211
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.