The SPSR characteristics are:
Holds the saved process state for the current mode.
This register is present only when AArch32 is supported at any Exception level. Otherwise, direct accesses to SPSR are UNDEFINED.
SPSR is a 32-bit register.
The SPSR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
N | Z | C | V | Q | IT[1:0] | J | SSBS | PAN | DIT | IL | GE | IT[7:2] | E | A | I | F | T | M[4:0] |
Set to the value of PSTATE.N on taking an exception to the current mode, and copied to PSTATE.N on executing an exception return operation in the current mode.
Set to the value of PSTATE.Z on taking an exception to the current mode, and copied to PSTATE.Z on executing an exception return operation in the current mode.
Set to the value of PSTATE.C on taking an exception to the current mode, and copied to PSTATE.C on executing an exception return operation in the current mode.
Set to the value of PSTATE.V on taking an exception to the current mode, and copied to PSTATE.V on executing an exception return operation in the current mode.
Set to the value of PSTATE.Q on taking an exception to the current mode, and copied to PSTATE.Q on executing an exception return operation in the current mode.
IT block state bits for the T32 IT (If-Then) instruction. See IT[7:2] for explanation of this field.
RES0.
In previous versions of the architecture, the {J, T} bits determined the AArch32 Instruction set state. Armv8 does not support either Jazelle state or T32EE state, and the T bit determines the Instruction set state.
Speculative Store Bypass Safe. This bit is set to the value of PSTATE.SSBS on taking an exception to the current mode, and copied to PSTATE.SSBS on executing an exception return operation in the current mode.
Reserved, RES0.
Privileged Access Never. This bit is set to the value of PSTATE.PAN on taking an exception to the current mode, and copied to PSTATE.PAN on executing an exception return operation in the current mode.
Reserved, RES0.
Data Independent Timing. This bit is set to the value of PSTATE.DIT on taking an exception to the current mode, and copied to PSTATE.DIT on executing an exception return operation in the current mode.
Reserved, RES0.
Illegal Execution state bit. Shows the value of PSTATE.IL immediately before the exception was taken.
Greater than or Equal flags, for parallel addition and subtraction.
IT block state bits for the T32 IT (If-Then) instruction. This field must be interpreted in two parts.
The IT field is 0b00000000 when no IT block is active.
Endianness state bit. Controls the load and store endianness for data accesses:
E | Meaning |
---|---|
0b0 |
Little-endian operation |
0b1 |
Big-endian operation. |
Instruction fetches ignore this bit.
If an implementation does not provide Big-endian support, this bit is RES0. If it does not provide Little-endian support, this bit is RES1.
If an implementation provides Big-endian support but only at EL0, this bit is RES0 for an exception return to any Exception level other than EL0.
Likewise, if it provides Little-endian support only at EL0, this bit is RES1 for an exception return to any Exception level other than EL0.
When the reset value of the SCTLR.EE bit is defined by a configuration input signal, that value also applies to the CPSR.E bit on reset, and therefore applies to software execution from reset.
SError interrupt mask bit.
A | Meaning |
---|---|
0b0 |
Exception not masked. |
0b1 |
Exception masked. |
IRQ mask bit.
I | Meaning |
---|---|
0b0 |
Exception not masked. |
0b1 |
Exception masked. |
FIQ mask bit.
F | Meaning |
---|---|
0b0 |
Exception not masked. |
0b1 |
Exception masked. |
T32 Instruction set state bit. Determines the AArch32 instruction set state that the exception was taken from.
T | Meaning |
---|---|
0b0 |
Taken from A32 state. |
0b1 |
Taken from T32 state. |
Mode. Set to the mode that an exception was taken from.
M[4:0] | Meaning | Applies when |
---|---|---|
0b10000 |
User. | |
0b10001 |
FIQ. | |
0b10010 |
IRQ. | |
0b10011 |
Supervisor. | |
0b10110 |
Monitor. | When EL3 is capable of using AArch32 |
0b10111 |
Abort. | |
0b11010 |
Hyp. | When EL2 is capable of using AArch32 |
0b11011 |
Undefined. | |
0b11111 |
System. |
Other values are reserved.
SPSR can be read using the MRS instruction and written using the MSR (register) or MSR (immediate) instructions.
01/07/2020 15:57; 80324f0b9997bede489cc15ad1565345720bcd2a
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.