The MIDR_EL1 characteristics are:
Provides identification information for the PE, including an implementer code for the device and a device ID number.
External register MIDR_EL1 bits [31:0] are architecturally mapped to AArch64 System register MIDR_EL1[31:0] .
External register MIDR_EL1 bits [31:0] are architecturally mapped to AArch32 System register MIDR[31:0] .
It is IMPLEMENTATION DEFINED whether MIDR_EL1 is implemented in the Core power domain or in the Debug power domain.
MIDR_EL1 is a 32-bit register.
The MIDR_EL1 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Implementer | Variant | Architecture | PartNum | Revision |
The Implementer code. This field must hold an implementer code that has been assigned by Arm. Assigned codes include the following:
Hex representation | Implementer |
---|---|
0x00 | Reserved for software use |
0xC0 | Ampere Computing |
0x41 | Arm Limited |
0x42 | Broadcom Corporation |
0x43 | Cavium Inc. |
0x44 | Digital Equipment Corporation |
0x46 | Fujitsu Ltd. |
0x49 | Infineon Technologies AG |
0x4D | Motorola or Freescale Semiconductor Inc. |
0x4E | NVIDIA Corporation |
0x50 | Applied Micro Circuits Corporation |
0x51 | Qualcomm Inc. |
0x56 | Marvell International Ltd. |
0x69 | Intel Corporation |
Arm can assign codes that are not published in this manual. All values not assigned by Arm are reserved and must not be used.
An IMPLEMENTATION DEFINED variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.
Architecture version. Defined values are:
Architecture | Meaning |
---|---|
0b0001 |
Armv4. |
0b0010 |
Armv4T. |
0b0011 |
Armv5 (obsolete). |
0b0100 |
Armv5T. |
0b0101 |
Armv5TE. |
0b0110 |
Armv5TEJ. |
0b0111 |
Armv6. |
0b1111 |
Architectural features are individually identified in the ID_* registers, see 'ID registers'. |
All other values are reserved.
An IMPLEMENTATION DEFINED primary part number for the device.
On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently.
An IMPLEMENTATION DEFINED revision number for the device.
Component | Offset | Instance |
---|---|---|
Debug | 0xD00 | MIDR_EL1 |
This interface is accessible as follows:
30/09/2020 15:07; ccead0cb9f089f9ceec50268e82aec9e71047211
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.