The TLBI ALLE2, TLBI ALLE2NXS characteristics are:
If EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:
The entry is a stage 1 translation table entry, from any level of the translation table walk.
If SCR_EL3.NS is 0 and the entry would be required to translate an address using the Secure EL2 or Secure EL2&0 translation regime.
If SCR_EL3.NS is 1 and the entry would be required to translate an address using the Non-secure EL2 or Non-secure EL2&0 translation regime.
The invalidation only applies to the PE that executes this System instruction.
If FEAT_XS is implemented, the nXS variant of this System instruction is defined.
Both variants perform the same invalidation, but the TLBI System instruction without the nXS qualifier waits for all memory accesses using in-scope old translation information to complete before it is considered complete.
The TLBI System instruction with the nXS qualifier is considered complete when the subset of these memory accesses with XS attribute set to 0 are complete.
There are no configuration notes.
TLBI ALLE2, TLBI ALLE2NXS is a 64-bit System instruction.
This instruction has no applicable fields.
The value in the register specified by <Xt> is ignored.
When executing this instruction Xt should be encoded as 0b11111. If the Xt field is not set to 0b11111, it is CONSTRAINED UNPREDICTABLE whether:
The instruction is UNDEFINED.
The instruction behaves as if the Xt field is set to 0b11111.
Accesses to this instruction use the following encodings:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b100 | 0b1000 | 0b0111 | 0b000 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if HCR_EL2.E2H == '1' then TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL20, Shareability_None, TLBI_AllAttr); else TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL2, Shareability_None, TLBI_AllAttr); elsif PSTATE.EL == EL3 then if !EL2Enabled() then UNDEFINED; elsif HCR_EL2.E2H == '1' then TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL20, Shareability_None, TLBI_AllAttr); else TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL2, Shareability_None, TLBI_AllAttr);
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b100 | 0b1001 | 0b0111 | 0b000 |
if !IsFeatureImplemented(FEAT_XS) then UNDEFINED; elsif PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.NV == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else UNDEFINED; elsif PSTATE.EL == EL2 then if HCR_EL2.E2H == '1' then TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL20, Shareability_None, TLBI_ExcludeXS); else TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL2, Shareability_None, TLBI_ExcludeXS); elsif PSTATE.EL == EL3 then if !EL2Enabled() then UNDEFINED; elsif HCR_EL2.E2H == '1' then TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL20, Shareability_None, TLBI_ExcludeXS); else TLBI_ALL(SecurityStateAtEL(EL2), Regime_EL2, Shareability_None, TLBI_ExcludeXS);
30/09/2020 15:06; ccead0cb9f089f9ceec50268e82aec9e71047211
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.