The CTIDEVCTL characteristics are:
Provides target-specific device controls
CTIDEVCTL is in the Debug power domain.
This register is present only when FEAT_DoPD is implemented. Otherwise, direct accesses to CTIDEVCTL are RES0.
CTIDEVCTL is a 32-bit register.
The CTIDEVCTL bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | RCE | OSUCE |
Reserved, RES0.
Reset Catch Enable.
RCE | Meaning |
---|---|
0b0 |
Reset Catch debug event disabled. |
0b1 |
Reset Catch debug event enabled. |
On an External debug reset, this field resets to 0.
OS Unlock Catch Enable
OSUCE | Meaning |
---|---|
0b0 |
OS Unlock Catch debug event disabled. |
0b1 |
OS Unlock Catch debug event enabled. |
On an External debug reset, this field resets to 0.
Component | Offset | Instance |
---|---|---|
CTI | 0x150 | CTIDEVCTL |
This interface is accessible as follows:
30/09/2020 15:07; ccead0cb9f089f9ceec50268e82aec9e71047211
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.