The CTIGATE characteristics are:
Determines whether events on channels propagate through the CTM to other ECT components, or from the CTM into the CTI.
CTIGATE is in the Debug power domain.
CTIGATE is a 32-bit register.
The CTIGATE bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
GATE31 | GATE30 | GATE29 | GATE28 | GATE27 | GATE26 | GATE25 | GATE24 | GATE23 | GATE22 | GATE21 | GATE20 | GATE19 | GATE18 | GATE17 | GATE16 | GATE15 | GATE14 | GATE13 | GATE12 | GATE11 | GATE10 | GATE9 | GATE8 | GATE7 | GATE6 | GATE5 | GATE4 | GATE3 | GATE2 | GATE1 | GATE0 |
Channel <x> gate enable.
Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.
GATE<x> | Meaning |
---|---|
0b0 |
Disable output and, if CTIDEVID.INOUT == 0b01, input channel <x> propagation. |
0b1 |
Enable output and, if CTIDEVID.INOUT == 0b01, input channel <x> propagation. |
If GATE[x] is set to 0, no new events will be propagated to the ECT, and if the ECT supports multicycle channel events any existing output channel events will be terminated.
On an External debug reset, this field resets to an architecturally UNKNOWN value.
Component | Offset | Instance |
---|---|---|
CTI | 0x140 | CTIGATE |
This interface is accessible as follows:
30/09/2020 15:07; ccead0cb9f089f9ceec50268e82aec9e71047211
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.