(old) | htmldiff from- | (new) |
.
Copy the indexed byte up to the last byte of the first source vector to the bottom of the result vector, then fill the remainder of the result starting from the first byte of the second source vector. The result is placed destructively in the first source vector. This instruction is unpredicated.
An index that is greater than or equal to the vector length in bytes is treated as zero, leaving the destination and first source vector unmodified.
Extract vector from pair of vectors.
Copy the indexed byte up to the last byte of the first source vector to the bottom of the result vector, then fill the remainder of the result starting from the first byte of the second source vector. The result is placed destructively in the first source vector. This instruction is unpredicated.
An index that is greater than or equal to the vector length in bytes is treated as zero, leaving the destination and first source vector unmodified.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | imm8h | 0 | 0 | 0 | imm8l | Zm | Zdn |
if !HaveSVE() then UNDEFINED; integer esize = 8; integer dn = UInt(Zdn); integer m = UInt(Zm); integer position = UInt(imm8h:imm8l);
<Zdn> | Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field. |
<Zm> | Is the name of the second source scalable vector register, encoded in the "Zm" field. |
<imm> | Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8h:imm8l" fields. |
CheckSVEEnabled(); integer elements = VL DIV esize; bits(VL) operand1 = Z[dn]; bits(VL) operand2 = Z[m]; bits(VL) result; if position >= elements then position = 0; position = position << 3; bits(VL*2) concat = operand2 : operand1; result = concat<position+VL-1:position>; Z[dn] = result;
This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:
Internal version only: isa v32.13v32.12, AdvSIMD v29.05v29.04, pseudocode v2020-12v2020-09_xml, sve v2020-12v2020-09_rc3
; Build timestamp: 2020-12-16T142020-11-18T17:1723
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |