(old) htmldiff from-(new)

ZIP1, ZIP2 (vectors)

Interleave elements from two half vectorsvectors.

Interleave alternating elements from the lowest or highest halves of the first and second source vectors and place in elements of the destination vector. This instruction is unpredicated. The 128-bit element variant of this instruction requires that the current vector length is at least 256 bits, and if the current vector length is not an integer multiple of 256 bits then the trailing bits are set to zero.

ID_AA64ZFR0_EL1.F64MM indicates whether the 128-bit element variant of the instruction is implemented.

.It has encodings from 4 classes:High halves , High halves (quadwords) , Low halves and Low halves (quadwords)

Interleave alternating elements from the lowest or highest halves of the first and second source vectors and place in elements of the destination vector. This instruction is unpredicated.

It has encodings from 2 classes: High halves and Low halves

High halves

313029282726252423222120191817161514131211109876543210
00000101size1Zm011001ZnZd
H

ZIP2 <Zd>.<T>, <Zn>.<T>, <Zm>.<T>

if !HaveSVE() then UNDEFINED; integer esize = 8 << UInt(size); integer n = UInt(Zn); integer m = UInt(Zm); integer d = UInt(Zd); integer part = 1;

High halves (quadwords)

313029282726252423222120191817161514131211109876543210
00000101101Zm000001ZnZd
H

ZIP2 <Zd>.Q, <Zn>.Q, <Zm>.Q

if !HaveSVEFP64MatMulExt() then UNDEFINED; integer esize = 128; integer n = UInt(Zn); integer m = UInt(Zm); integer d = UInt(Zd); integer part = 1;

Low halves

313029282726252423222120191817161514131211109876543210
00000101size1Zm011000ZnZd
H

ZIP1 <Zd>.<T>, <Zn>.<T>, <Zm>.<T>

if !HaveSVE() then UNDEFINED; integer esize = 8 << UInt(size); integer n = UInt(Zn); integer m = UInt(Zm); integer d = UInt(Zd); integer part = 0;

Low halves (quadwords)

313029282726252423222120191817161514131211109876543210
00000101101Zm000000ZnZd
H

ZIP1 <Zd>.Q, <Zn>.Q, <Zm>.Q

if !HaveSVEFP64MatMulExt() then UNDEFINED; integer esize = 128; integer n = UInt(Zn); integer m = UInt(Zm); integer d = UInt(Zd); integer part = 0;

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in size:

size<T>
00B
01H
10S
11D
<T> Is the size specifier, encoded in size:
size<T>
00B
01H
10S
11D
<Zn>

Is the name of the first source scalable vector register, encoded in the "Zn" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

Operation

CheckSVEEnabled(); if VL < esize * 2 then UNDEFINED; integer pairs = VL DIV (esize * 2); bits(VL) operand1 = Z[n]; bits(VL) operand2 = Z[m]; bits(VL) result = Zeros(); integer base = part * pairs; for p = 0 to pairs-1 Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize]; Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize]; Z[d] = result;

Operation

CheckSVEEnabled(); integer pairs = VL DIV (esize * 2); bits(VL) operand1 = Z[n]; bits(VL) operand2 = Z[m]; bits(VL) result; integer base = part * pairs; for p = 0 to pairs-1 Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize]; Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize]; Z[d] = result;


Internal version only: isa v32.12v32.06, AdvSIMD v29.04, pseudocode v2020-09_xmlv2020-06_rel, sve v2020-09_rc3v2020-06_rel0 ; Build timestamp: 2020-11-18T172020-07-03T12:2342

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)