(old) | htmldiff from- | (new) |
Conditional Compare (register) sets the value of the condition flags to the result of the comparison of two registers if the condition is TRUE, and an immediate value otherwise.
Conditional Compare (register) sets the value of the condition flags to the result of the comparison of two registers if the condition is TRUE, and an immediate value otherwise.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
sf | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | Rm | cond | 0 | 0 | Rn | 0 | nzcv | ||||||||||||||
op |
integer n = UInt(Rn); integer m = UInt(Rm); integer datasize = if sf == '1' then 64 else 32; boolean sub_op = (op == '1'); bits(4) condition = cond; bits(4) flags = nzcv;
<Wn> | Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field. |
<Wm> | Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field. |
<Xn> | Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field. |
<Xm> | Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field. |
<nzcv> | Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field. |
<cond> | Is one of the standard conditions, encoded in the "cond" field in the standard way. |
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = X[m];
bit carry_in = '0';
if ConditionHolds(condition) then
if sub_op then
operand2 = NOT(operand2);
carry_in = '1';
(-, flags) = AddWithCarry(operand1, operand2, carry_in);
PSTATE.<N,Z,C,V> = flags;
if ConditionHolds(condition) then bits(datasize) operand1 = X[n]; bits(datasize) operand2 = X[m]; bit carry_in = '0'; if sub_op then operand2 = NOT(operand2); carry_in = '1'; (-, flags) = AddWithCarry(operand1, operand2, carry_in); PSTATE.<N,Z,C,V> = flags;
If PSTATE.DIT is 1:
Internal version only: isa v32.13v32.12, AdvSIMD v29.05v29.04, pseudocode v2020-12v2020-09_xml, sve v2020-12v2020-09_rc3
; Build timestamp: 2020-12-16T142020-11-18T17:1723
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |