(old) htmldiff from-(new)

FMAXV

Floating-point maximum recursive reduction to scalarscalar.

Floating-point maximum horizontally over all lanes of a vector using a recursive pairwise reduction, and place the result in the SIMD&FP scalar destination register. Inactive elements in the source vector are treated as -Infinity.

.

Floating-point maximum horizontally over all lanes of a vector using a recursive pairwise reduction, and place the result in the SIMD&FP scalar destination register. Inactive elements in the source vector are treated as -Infinity.

313029282726252423222120191817161514131211109876543210
01100101size000110001PgZnVd

FMAXV <V><d>, <Pg>, <Zn>.<T>

if !HaveSVE() then UNDEFINED; if size == '00' then UNDEFINED; integer esize = 8 << UInt(size); integer g = UInt(Pg); integer n = UInt(Zn); integer d = UInt(Vd);

Assembler Symbols

<V>

Is a width specifier, encoded in size:

size<V>
00RESERVED
01H
10S
11D
<V> Is a width specifier, encoded in size:
size<V>
00RESERVED
01H
10S
11D
<d>

Is the number [0-31] of the destination SIMD&FP register, encoded in the "Vd" field.

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

<T>

Is the size specifier, encoded in size:

size<T>
00RESERVED
01H
10S
11D
<T> Is the size specifier, encoded in size:
size<T>
00RESERVED
01H
10S
11D

Operation

CheckSVEEnabled(); bits(PL) mask = P[g]; bits(VL) operand = Z[n]; bits(esize) identity = FPInfinity('1'); V[d] = ReducePredicated(ReduceOp_FMAX, operand, mask, identity);


Internal version only: isa v32.12v32.06, AdvSIMD v29.04, pseudocode v2020-09_xmlv2020-06_rel, sve v2020-09_rc3v2020-06_rel0 ; Build timestamp: 2020-11-18T172020-07-03T12:2342

Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)