The EDECCR characteristics are:
Controls Exception Catch debug events. For more information, see 'Summary of Exception Catch debug event control'.
External register EDECCR bits [31:0] are architecturally mapped to AArch64 System register OSECCR_EL1[31:0].
External register EDECCR bits [31:0] are architecturally mapped to AArch32 System register DBGOSECCR[31:0].
EDECCR is in the Core power domain.
EDECCR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RTR3 | RES0 | RTE3 | RES0 | RLR2 | RLR1 | RLR0 | RES0 | RLE2 | RLE1 | RES0 | NSR3 | NSR2 | NSR1 | NSR0 | SR3 | SR2 | SR1 | SR0 | NSE3 | NSE2 | NSE1 | NSE0 | SE3 | SE2 | SE1 | SE0 |
Controls exception catch on exception return to Root EL3 in conjunction with EDECCR.RTE3.
RTR3 | Meaning |
---|---|
0b0 | If EDECCR.RTE3 is 0, then Exception Catch debug events are disabled for Root EL3. If EDECCR.RTE3 is 1, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Root EL3. |
0b1 | If EDECCR.RTE3 is 0, then Exception Catch debug events are enabled for exception returns to Root EL3. If EDECCR.RTE3 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Root EL3. |
The reset behaviour of this field is:
Reserved, RES0.
Reserved, RES0.
Controls exception catch on exception entry to Root EL3. Also controls exception catch on exception return to Root EL3 in conjunction with EDECCR.RTR3.
RTE3 | Meaning |
---|---|
0b0 | If EDECCR.RTR3 is 0, then Exception Catch debug events are disabled for Root EL3. If EDECCR.RTR3 is 1, then Exception Catch debug events are enabled for exception returns to Root EL3. |
0b1 | If EDECCR.RTR3 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Root EL3. If EDECCR.RTR3 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Root EL3. |
It is IMPLEMENTATION DEFINED whether a reset entry to an Exception level will generate an Exception Catch debug event.
The reset behaviour of this field is:
Reserved, RES0.
Reserved, RES0.
Controls exception catch on exception return to Realm EL2 in conjunction with EDECCR.RLE2.
RLR2 | Meaning |
---|---|
0b0 | If EDECCR.RLE2 is 0, then Exception Catch debug events are disabled for Realm EL2. If EDECCR.RLE2 is 1, then Exception Catch debug events are enabled for exception entry and exception return to Realm EL2. |
0b1 | If EDECCR.RLE2 is 0, then Exception Catch debug events are enabled for exception returns to Realm EL2. If EDECCR.RLE2 is 1, then Exception Catch debug events are enabled for exception entry to Realm EL2. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Realm EL1 in conjunction with EDECCR.RLE1.
RLR1 | Meaning |
---|---|
0b0 | If EDECCR.RLE1 is 0, then Exception Catch debug events are disabled for Realm EL1. If EDECCR.RLE1 is 1, then Exception Catch debug events are enabled for exception entry and exception return to Realm EL1. |
0b1 | If EDECCR.RLE1 is 0, then Exception Catch debug events are enabled for exception returns to Realm EL1. If EDECCR.RLE1 is 1, then Exception Catch debug events are enabled for exception entry to Realm EL1. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Realm EL0.
RLR0 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for Realm EL0. |
0b1 |
Exception Catch debug events are enabled for exception returns to Realm EL0. |
The reset behaviour of this field is:
Reserved, RES0.
Reserved, RES0.
Controls exception catch on exception entry to Realm EL2. Also controls exception catch on exception return to Realm EL2 in conjunction with EDECCR.RLR2.
RLE2 | Meaning |
---|---|
0b0 | If EDECCR.RLR2 is 0, then Exception Catch debug events are disabled for Realm EL2. If EDECCR.RLR2 is 1, then Exception Catch debug events are enabled for exception returns to Realm EL2. |
0b1 | If EDECCR.RLR2 is 0, then Exception Catch debug events are enabled for exception entry and exception return to Realm EL2. If EDECCR.RLR2 is 1, then Exception Catch debug events are enabled for exception entry to Realm EL2. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception entry to Realm EL1. Also controls exception catch on exception return to Realm EL1 in conjunction with EDECCR.RLR1.
RLE1 | Meaning |
---|---|
0b0 | If EDECCR.RLR1 is 0, then Exception Catch debug events are disabled for Realm EL1. If EDECCR.RLR1 is 1, then Exception Catch debug events are enabled for exception returns to Realm EL1. |
0b1 | If EDECCR.RLR1 is 0, then Exception Catch debug events are enabled for exception entry and exception return to Realm EL1. If EDECCR.RLR1 is 1, then Exception Catch debug events are enabled for exception entry to Realm EL1. |
The reset behaviour of this field is:
Reserved, RES0.
Reserved, RES0.
Access to this field is RES0.
Controls exception catch on exception return to Non-secure EL2 in conjunction with EDECCR.NSE2.
NSR2 | Meaning |
---|---|
0b0 | If EDECCR.NSE2 is 0, then Exception Catch debug events are disabled for Non-secure EL2. If EDECCR.NSE2 is 1, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Non-secure EL2. |
0b1 | If EDECCR.NSE2 is 0, then Exception Catch debug events are enabled for exception returns to Non-secure EL2. If EDECCR.NSE2 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Non-secure EL2. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Non-secure EL1 in conjunction with EDECCR.NSE1.
NSR1 | Meaning |
---|---|
0b0 | If EDECCR.NSE1 is 0, then Exception Catch debug events are disabled for Non-secure EL1. If EDECCR.NSE1 is 1, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Non-secure EL1. |
0b1 | If EDECCR.NSE1 is 0, then Exception Catch debug events are enabled for exception returns to Non-secure EL1. If EDECCR.NSE1 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Non-secure EL1. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Non-secure EL0.
NSR0 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for Non-secure EL0. |
0b1 |
Exception Catch debug events are enabled for exception returns to Non-secure EL0. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to EL3 in conjunction with EDECCR.SE3.
SR3 | Meaning |
---|---|
0b0 | If EDECCR.SE3 is 0, then Exception Catch debug events are disabled for EL3. If EDECCR.SE3 is 1, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to EL3. |
0b1 | If EDECCR.SE3 is 0, then Exception Catch debug events are enabled for exception returns to EL3. If EDECCR.SE3 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to EL3. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Secure EL2 in conjunction with EDECCR.SE2.
SR2 | Meaning |
---|---|
0b0 | If EDECCR.SE2 is 0, then Exception Catch debug events are disabled for Secure EL2. If EDECCR.SE2 is 1, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Secure EL2. |
0b1 | If EDECCR.SE2 is 0, then Exception Catch debug events are enabled for exception returns to Secure EL2. If EDECCR.SE2 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Secure EL2. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Secure EL1 in conjunction with EDECCR.SE1.
SR1 | Meaning |
---|---|
0b0 | If EDECCR.SE1 is 0, then Exception Catch debug events are disabled for Secure EL1. If EDECCR.SE1 is 1, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Secure EL1. |
0b1 | If EDECCR.SE1 is 0, then Exception Catch debug events are enabled for exception returns to Secure EL1. If EDECCR.SE1 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Secure EL1. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception return to Secure EL0.
SR0 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for Secure EL0. |
0b1 |
Exception Catch debug events are enabled for exception returns to Secure EL0. |
The reset behaviour of this field is:
Reserved, RES0.
Access to this field is RES0.
Controls exception catch on exception entry to Non-secure EL2. Also controls exception catch on exception return to Non-secure EL2 in conjunction with EDECCR.NSR2.
NSE2 | Meaning |
---|---|
0b0 | If EDECCR.NSR2 is 0, then Exception Catch debug events are disabled for Non-secure EL2. If EDECCR.NSR2 is 1, then Exception Catch debug events are enabled for exception returns to Non-secure EL2. |
0b1 | If EDECCR.NSR2 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Non-secure EL2. If EDECCR.NSR2 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Non-secure EL2. |
It is IMPLEMENTATION DEFINED whether a reset entry to an Exception level will generate an Exception Catch debug event.
The reset behaviour of this field is:
Coarse-grained exception catch for Non-secure EL2. Controls Exception Catch debug events for Non-secure EL2.
NSE2 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for Non-secure EL2. |
0b1 |
Exception Catch debug events are enabled for Non-secure EL2. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception entry to Non-secure EL1. Also controls exception catch on exception return to Non-secure EL1 in conjunction with EDECCR.NSR1.
NSE1 | Meaning |
---|---|
0b0 | If EDECCR.NSR1 is 0, then Exception Catch debug events are disabled for Non-secure EL1. If EDECCR.NSR1 is 1, then Exception Catch debug events are enabled for exception returns to Non-secure EL1. |
0b1 | If EDECCR.NSR1 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Non-secure EL1. If EDECCR.NSR1 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Non-secure EL1. |
It is IMPLEMENTATION DEFINED whether a reset entry to an Exception level will generate an Exception Catch debug event.
The reset behaviour of this field is:
Coarse-grained exception catch for Non-secure EL1. Controls Exception Catch debug events for Non-secure EL1.
NSE1 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for Non-secure EL1. |
0b1 |
Exception Catch debug events are enabled for Non-secure EL1. |
The reset behaviour of this field is:
Reserved, RES0.
Access to this field is RES0.
Controls exception catch on exception entry to EL3. Also controls exception catch on exception return to EL3 in conjunction with EDECCR.SR3.
SE3 | Meaning |
---|---|
0b0 | If EDECCR.SR3 is 0, then Exception Catch debug events are disabled for EL3. If EDECCR.SR3 is 1, then Exception Catch debug events are enabled for exception returns to EL3. |
0b1 | If EDECCR.SR3 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to EL3. If EDECCR.SR3 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to EL3. |
It is IMPLEMENTATION DEFINED whether a reset entry to an Exception level will generate an Exception Catch debug event.
The reset behaviour of this field is:
Coarse-grained exception catch for EL3. Controls Exception Catch debug events for EL3.
SE3 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for EL3. |
0b1 |
Exception Catch debug events are enabled for EL3. |
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception entry to Secure EL2. Also controls exception catch on exception return to Secure EL2 in conjunction with EDECCR.SR2.
SE2 | Meaning |
---|---|
0b0 | If EDECCR.SR2 is 0, then Exception Catch debug events are disabled for Secure EL2. If EDECCR.SR2 is 1, then Exception Catch debug events are enabled for exception returns to Secure EL2. |
0b1 | If EDECCR.SR2 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Secure EL2. If EDECCR.SR2 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Secure EL2. |
It is IMPLEMENTATION DEFINED whether a reset entry to an Exception level will generate an Exception Catch debug event.
The reset behaviour of this field is:
Reserved, RES0.
Controls exception catch on exception entry to Secure EL1. Also controls exception catch on exception return to Secure EL1 in conjunction with EDECCR.SR1.
SE1 | Meaning |
---|---|
0b0 | If EDECCR.SR1 is 0, then Exception Catch debug events are disabled for Secure EL1. If EDECCR.SR1 is 1, then Exception Catch debug events are enabled for exception returns to Secure EL1. |
0b1 | If EDECCR.SR1 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return to Secure EL1. If EDECCR.SR1 is 1, then Exception Catch debug events are enabled for exception entry and reset entry to Secure EL1. |
It is IMPLEMENTATION DEFINED whether a reset entry to an Exception level will generate an Exception Catch debug event.
The reset behaviour of this field is:
Coarse-grained exception catch for Secure EL1. Controls Exception Catch debug events for Secure EL1.
SE1 | Meaning |
---|---|
0b0 |
Exception Catch debug events are disabled for Secure EL1. |
0b1 |
Exception Catch debug events are enabled for Secure EL1. |
The reset behaviour of this field is:
Reserved, RES0.
Access to this field is RES0.
Component | Offset | Instance |
---|---|---|
Debug | 0x098 | EDECCR |
This interface is accessible as follows:
30/06/2021 09:39; 4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.