The ID_AA64ISAR2_EL1 characteristics are:
Provides information about the features and instructions implemented in AArch64 state.
For general information about the interpretation of the ID registers, see Principles of the ID scheme for fields in ID registers.
This register is present only from Armv8.7. Otherwise, direct accesses to ID_AA64ISAR2_EL1 are UNDEFINED.
ID_AA64ISAR2_EL1 is a 64-bit register.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | |||||||||||||||||||||||||||||||
RES0 | RPRES | WFxT |
Reserved, RES0.
When FPCR.AH is 1, indicates support for 12 bits of mantissa in reciprocal and reciprocal square root instructions in AArch64 state. Defined values are:
RPRES | Meaning |
---|---|
0b0000 |
Reciprocal and reciprocal square root estimates give 8 bits of mantissa. |
0b0001 |
Reciprocal and reciprocal square root estimates give 12 bits of mantissa. |
All other values are reserved.
FEAT_RPRES implements the functionality identified by the value 0b0001.
From Armv8.7, if Advanced SIMD and floating-point is implemented, the only permitted value is 0b0001.
Indicates support for the WFET and WFIT instructions in AArch64 state. Defined values are:
WFxT | Meaning |
---|---|
0b0000 |
WFET and WFIT are not supported. |
0b0001 |
WFET and WFIT are supported. |
All other values are reserved.
FEAT_WFxT implements the functionality identified by the value 0b0001.
From Armv8.7, the only permitted value is 0b0001.
Accesses to this register use the following encodings in the System register encoding space:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b0000 | 0b0110 | 0b010 |
if PSTATE.EL == EL0 then if IsFeatureImplemented(FEAT_IDST) then if EL2Enabled() && HCR_EL2.TGE == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else AArch64.SystemAccessTrap(EL1, 0x18); else UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.TID3 == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else return ID_AA64ISAR2_EL1; elsif PSTATE.EL == EL2 then return ID_AA64ISAR2_EL1; elsif PSTATE.EL == EL3 then return ID_AA64ISAR2_EL1;
30/06/2021 09:39; 4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.