TLBI RPAOS, TLB Range Invalidate GPT Information by PA, Outer Shareable

The TLBI RPAOS characteristics are:

Purpose

Invalidates cached copies of GPT entries from TLBs. Details:

The full set of TLB maintenance instructions that invalidate cached GPT entries is: TLBI PAALL, TLBI PAALLOS, TLBI RPALOS, and TLBI RPAOS.

These instructions have the same ordering, observability, and completion behavior as all other TLBI instructions.

Configuration

This instruction is present only when FEAT_RME is implemented. Otherwise, direct accesses to TLBI RPAOS are UNDEFINED.

Attributes

TLBI RPAOS is a 64-bit System instruction.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
RES0SIZERES0Address
Address

Bits [63:48]

Reserved, RES0.

SIZE, bits [47:44]

Size of the range for invalidation.

If SIZE is a reserved value, no TLB entries are required to be invalidated.

SIZEMeaning
0b0000

4KB.

0b0001

16KB.

0b0010

64KB.

0b0011

2MB.

0b0100

32MB.

0b0101

512MB.

0b0110

1GB.

0b0111

16GB.

0b1000

64GB.

0b1001

512GB.

All other values are reserved.

Bits [43:40]

Reserved, RES0.

Address, bits [39:0]

The starting address for the range of the maintenance instruction.

This field is decoded with reference to the value of GPCCR_EL3.PGS to give BaseADDR as follows:

GPCCR_EL3.PGSBaseADDR
0b00 (4KB)BaseADDR[51:12] = Xt[39:0]
0b10 (16KB)BaseADDR[51:14] = Xt[39:2]
0b01 (64KB)BaseADDR[51:16] = Xt[39:4]

If BaseADDR is not aligned with the size specified in SIZE, no TLB entries are required to be invalidated.

Other bits of BaseADDR are taken as zero.

Executing the TLBI RPAOS instruction

Accesses to this instruction use the following encodings in the System instruction encoding space:

TLBI RPAOS{, <Xt>}

op0op1CRnCRmop2
0b010b1100b10000b01000b011

if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then UNDEFINED; elsif PSTATE.EL == EL2 then UNDEFINED; elsif PSTATE.EL == EL3 then AArch64.TLBI_RPA(TLBILevel_Any, X[t], Shareability_OSH);


30/06/2021 09:39; 4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e

Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.