AT S12E0R: Address Translate Stages 1 and 2 EL0 Read
AT S12E0W: Address Translate Stages 1 and 2 EL0 Write
AT S12E1R: Address Translate Stages 1 and 2 EL1 Read
AT S12E1W: Address Translate Stages 1 and 2 EL1 Write
AT S1E0R: Address Translate Stage 1 EL0 Read
AT S1E0W: Address Translate Stage 1 EL0 Write
AT S1E1R: Address Translate Stage 1 EL1 Read
AT S1E1RP: Address Translate Stage 1 EL1 Read PAN
AT S1E1W: Address Translate Stage 1 EL1 Write
AT S1E1WP: Address Translate Stage 1 EL1 Write PAN
AT S1E2R: Address Translate Stage 1 EL2 Read
AT S1E2W: Address Translate Stage 1 EL2 Write
AT S1E3R: Address Translate Stage 1 EL3 Read
AT S1E3W: Address Translate Stage 1 EL3 Write
BRB IALL: Invalidate the Branch Record Buffer
BRB INJ: Branch Record Injection into the Branch Record Buffer
CFP RCTX: Control Flow Prediction Restriction by Context
CPP RCTX: Cache Prefetch Prediction Restriction by Context
DC CGDSW: Clean of Data and Allocation Tags by Set/Way
DC CGDVAC: Clean of Data and Allocation Tags by VA to PoC
DC CGDVADP: Clean of Data and Allocation Tags by VA to PoDP
DC CGDVAP: Clean of Data and Allocation Tags by VA to PoP
DC CGSW: Clean of Allocation Tags by Set/Way
DC CGVAC: Clean of Allocation Tags by VA to PoC
DC CGVADP: Clean of Allocation Tags by VA to PoDP
DC CGVAP: Clean of Allocation Tags by VA to PoP
DC CIGDPAPA: Clean and Invalidate of Data and Allocation Tags by PA to PoPA
DC CIGDSW: Clean and Invalidate of Data and Allocation Tags by Set/Way
DC CIGDVAC: Clean and Invalidate of Data and Allocation Tags by VA to PoC
DC CIGSW: Clean and Invalidate of Allocation Tags by Set/Way
DC CIGVAC: Clean and Invalidate of Allocation Tags by VA to PoC
DC CIPAPA: Data or unified Cache line Clean and Invalidate by PA to PoPA
DC CISW: Data or unified Cache line Clean and Invalidate by Set/Way
DC CIVAC: Data or unified Cache line Clean and Invalidate by VA to PoC
DC CSW: Data or unified Cache line Clean by Set/Way
DC CVAC: Data or unified Cache line Clean by VA to PoC
DC CVADP: Data or unified Cache line Clean by VA to PoDP
DC CVAP: Data or unified Cache line Clean by VA to PoP
DC CVAU: Data or unified Cache line Clean by VA to PoU
DC GVA: Data Cache set Allocation Tag by VA
DC GZVA: Data Cache set Allocation Tags and Zero by VA
DC IGDSW: Invalidate of Data and Allocation Tags by Set/Way
DC IGDVAC: Invalidate of Data and Allocation Tags by VA to PoC
DC IGSW: Invalidate of Allocation Tags by Set/Way
DC IGVAC: Invalidate of Allocation Tags by VA to PoC
DC ISW: Data or unified Cache line Invalidate by Set/Way
DC IVAC: Data or unified Cache line Invalidate by VA to PoC
DC ZVA: Data Cache Zero by VA
DVP RCTX: Data Value Prediction Restriction by Context
IC IALLU: Instruction Cache Invalidate All to PoU
IC IALLUIS: Instruction Cache Invalidate All to PoU, Inner Shareable
IC IVAU: Instruction Cache line Invalidate by VA to PoU
SYS S1_<op1>_<Cn>_<Cm>_<op2>, SYSL S1_<op1>_<Cn>_<Cm>_<op2>: IMPLEMENTATION DEFINED maintenance instructions
TLBI ALLE1, TLBI ALLE1NXS: TLB Invalidate All, EL1
TLBI ALLE1IS, TLBI ALLE1ISNXS: TLB Invalidate All, EL1, Inner Shareable
TLBI ALLE1OS, TLBI ALLE1OSNXS: TLB Invalidate All, EL1, Outer Shareable
TLBI ALLE2, TLBI ALLE2NXS: TLB Invalidate All, EL2
TLBI ALLE2IS, TLBI ALLE2ISNXS: TLB Invalidate All, EL2, Inner Shareable
TLBI ALLE2OS, TLBI ALLE2OSNXS: TLB Invalidate All, EL2, Outer Shareable
TLBI ALLE3, TLBI ALLE3NXS: TLB Invalidate All, EL3
TLBI ALLE3IS, TLBI ALLE3ISNXS: TLB Invalidate All, EL3, Inner Shareable
TLBI ALLE3OS, TLBI ALLE3OSNXS: TLB Invalidate All, EL3, Outer Shareable
TLBI ASIDE1, TLBI ASIDE1NXS: TLB Invalidate by ASID, EL1
TLBI ASIDE1IS, TLBI ASIDE1ISNXS: TLB Invalidate by ASID, EL1, Inner Shareable
TLBI ASIDE1OS, TLBI ASIDE1OSNXS: TLB Invalidate by ASID, EL1, Outer Shareable
TLBI IPAS2E1, TLBI IPAS2E1NXS: TLB Invalidate by Intermediate Physical Address, Stage 2, EL1
TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS: TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS: TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
TLBI IPAS2LE1, TLBI IPAS2LE1NXS: TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS: TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS: TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
TLBI PAALL: TLB Invalidate GPT Information by PA, All Entries, Local
TLBI PAALLOS: TLB Invalidate GPT Information by PA, All Entries, Outer Shareable
TLBI RIPAS2E1, TLBI RIPAS2E1NXS: TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS: TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS: TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS: TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS: TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS: TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
TLBI RPALOS: TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable
TLBI RPAOS: TLB Range Invalidate GPT Information by PA, Outer Shareable
TLBI RVAAE1, TLBI RVAAE1NXS: TLB Range Invalidate by VA, All ASID, EL1
TLBI RVAAE1IS, TLBI RVAAE1ISNXS: TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
TLBI RVAAE1OS, TLBI RVAAE1OSNXS: TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable
TLBI RVAALE1, TLBI RVAALE1NXS: TLB Range Invalidate by VA, All ASID, Last level, EL1
TLBI RVAALE1IS, TLBI RVAALE1ISNXS: TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
TLBI RVAALE1OS, TLBI RVAALE1OSNXS: TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
TLBI RVAE1, TLBI RVAE1NXS: TLB Range Invalidate by VA, EL1
TLBI RVAE1IS, TLBI RVAE1ISNXS: TLB Range Invalidate by VA, EL1, Inner Shareable
TLBI RVAE1OS, TLBI RVAE1OSNXS: TLB Range Invalidate by VA, EL1, Outer Shareable
TLBI RVAE2, TLBI RVAE2NXS: TLB Range Invalidate by VA, EL2
TLBI RVAE2IS, TLBI RVAE2ISNXS: TLB Range Invalidate by VA, EL2, Inner Shareable
TLBI RVAE2OS, TLBI RVAE2OSNXS: TLB Range Invalidate by VA, EL2, Outer Shareable
TLBI RVAE3, TLBI RVAE3NXS: TLB Range Invalidate by VA, EL3
TLBI RVAE3IS, TLBI RVAE3ISNXS: TLB Range Invalidate by VA, EL3, Inner Shareable
TLBI RVAE3OS, TLBI RVAE3OSNXS: TLB Range Invalidate by VA, EL3, Outer Shareable
TLBI RVALE1, TLBI RVALE1NXS: TLB Range Invalidate by VA, Last level, EL1
TLBI RVALE1IS, TLBI RVALE1ISNXS: TLB Range Invalidate by VA, Last level, EL1, Inner Shareable
TLBI RVALE1OS, TLBI RVALE1OSNXS: TLB Range Invalidate by VA, Last level, EL1, Outer Shareable
TLBI RVALE2, TLBI RVALE2NXS: TLB Range Invalidate by VA, Last level, EL2
TLBI RVALE2IS, TLBI RVALE2ISNXS: TLB Range Invalidate by VA, Last level, EL2, Inner Shareable
TLBI RVALE2OS, TLBI RVALE2OSNXS: TLB Range Invalidate by VA, Last level, EL2, Outer Shareable
TLBI RVALE3, TLBI RVALE3NXS: TLB Range Invalidate by VA, Last level, EL3
TLBI RVALE3IS, TLBI RVALE3ISNXS: TLB Range Invalidate by VA, Last level, EL3, Inner Shareable
TLBI RVALE3OS, TLBI RVALE3OSNXS: TLB Range Invalidate by VA, Last level, EL3, Outer Shareable
TLBI VAAE1, TLBI VAAE1NXS: TLB Invalidate by VA, All ASID, EL1
TLBI VAAE1IS, TLBI VAAE1ISNXS: TLB Invalidate by VA, All ASID, EL1, Inner Shareable
TLBI VAAE1OS, TLBI VAAE1OSNXS: TLB Invalidate by VA, All ASID, EL1, Outer Shareable
TLBI VAALE1, TLBI VAALE1NXS: TLB Invalidate by VA, All ASID, Last level, EL1
TLBI VAALE1IS, TLBI VAALE1ISNXS: TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
TLBI VAALE1OS, TLBI VAALE1OSNXS: TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
TLBI VAE1, TLBI VAE1NXS: TLB Invalidate by VA, EL1
TLBI VAE1IS, TLBI VAE1ISNXS: TLB Invalidate by VA, EL1, Inner Shareable
TLBI VAE1OS, TLBI VAE1OSNXS: TLB Invalidate by VA, EL1, Outer Shareable
TLBI VAE2, TLBI VAE2NXS: TLB Invalidate by VA, EL2
TLBI VAE2IS, TLBI VAE2ISNXS: TLB Invalidate by VA, EL2, Inner Shareable
TLBI VAE2OS, TLBI VAE2OSNXS: TLB Invalidate by VA, EL2, Outer Shareable
TLBI VAE3, TLBI VAE3NXS: TLB Invalidate by VA, EL3
TLBI VAE3IS, TLBI VAE3ISNXS: TLB Invalidate by VA, EL3, Inner Shareable
TLBI VAE3OS, TLBI VAE3OSNXS: TLB Invalidate by VA, EL3, Outer Shareable
TLBI VALE1, TLBI VALE1NXS: TLB Invalidate by VA, Last level, EL1
TLBI VALE1IS, TLBI VALE1ISNXS: TLB Invalidate by VA, Last level, EL1, Inner Shareable
TLBI VALE1OS, TLBI VALE1OSNXS: TLB Invalidate by VA, Last level, EL1, Outer Shareable
TLBI VALE2, TLBI VALE2NXS: TLB Invalidate by VA, Last level, EL2
TLBI VALE2IS, TLBI VALE2ISNXS: TLB Invalidate by VA, Last level, EL2, Inner Shareable
TLBI VALE2OS, TLBI VALE2OSNXS: TLB Invalidate by VA, Last level, EL2, Outer Shareable
TLBI VALE3, TLBI VALE3NXS: TLB Invalidate by VA, Last level, EL3
TLBI VALE3IS, TLBI VALE3ISNXS: TLB Invalidate by VA, Last level, EL3, Inner Shareable
TLBI VALE3OS, TLBI VALE3OSNXS: TLB Invalidate by VA, Last level, EL3, Outer Shareable
TLBI VMALLE1, TLBI VMALLE1NXS: TLB Invalidate by VMID, All at stage 1, EL1
TLBI VMALLE1IS, TLBI VMALLE1ISNXS: TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable
TLBI VMALLE1OS, TLBI VMALLE1OSNXS: TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable
TLBI VMALLS12E1, TLBI VMALLS12E1NXS: TLB Invalidate by VMID, All at Stage 1 and 2, EL1
TLBI VMALLS12E1IS, TLBI VMALLS12E1ISNXS: TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable
TLBI VMALLS12E1OS, TLBI VMALLS12E1OSNXS: TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable
30/06/2021 09:40
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.