The AMCNTENSET0 characteristics are:
Enable control bits for the architected activity monitors event counters, AMEVCNTR0<n>.
External register AMCNTENSET0 bits [31:0] are architecturally mapped to AArch64 System register AMCNTENSET0_EL0[31:0].
External register AMCNTENSET0 bits [31:0] are architecturally mapped to AArch32 System register AMCNTENSET0[31:0].
The power domain of AMCNTENSET0 is IMPLEMENTATION DEFINED.
This register is present only when FEAT_AMUv1 is implemented. Otherwise, direct accesses to AMCNTENSET0 are RES0.
AMCNTENSET0 is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | P15 | P14 | P13 | P12 | P11 | P10 | P9 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
Reserved, RES0.
Activity monitor event counter enable bit for AMEVCNTR0<n>.
Bits [15:N] are RAZ/WI, where N is the value in AMCGCR.CG0NC.
Possible values of each bit are:
P<n> | Meaning |
---|---|
0b0 |
When read, means that AMEVCNTR0<n> is disabled. When written, has no effect. |
0b1 |
When read, means that AMEVCNTR0<n> is enabled. When written, enables AMEVCNTR0<n>. |
The reset behaviour of this field is:
Component | Offset | Instance |
---|---|---|
AMU | 0xC00 | AMCNTENSET0 |
Accesses on this interface are RO.
30/06/2021 09:39; 4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.