(old) | htmldiff from- | (new) |
The AMDEVARCH characteristics are:
Identifies the programmers' model architecture of the AMU component.
The power domain of AMDEVARCH is IMPLEMENTATION DEFINED.
Implementation of this register is OPTIONAL.
This register is present only when FEAT_AMUv1 is implemented.
AMDEVARCH is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ARCHITECT | PRESENT | REVISION | ARCHID |
Defines the architecture of the component. For AMU, this is Arm Limited.
Bits [31:28] are the JEP106 continuation code, 0x4.
Bits [27:21] are the JEP106 ID code, 0x3B.
Reads as 0b01000111011.
Access to this field is RO.
IndicatesWhen set to 1, indicates that the DEVARCH is present.
ReadsThis asfield is 1 in Armv8. 0b1.
Access to this field is RO.
Defines the architecture revision. For architectures defined by Arm this is the minor revision.
|
All other values are reserved.
Reads as 0b0000.
Access to this field is RO.
Defines this part to be an AMU component. For architectures defined by Arm this is further subdivided.
For AMU:
This corresponds to AMU architecture version AMUv1.
Reads as 0x0A66.
Access to this field is RO.
Component | Offset | Instance |
---|---|---|
AMU | 0xFBC | AMDEVARCH |
Accesses on this interface are RO.
30/06/2021 1509:2239; 2a17f7750cfd1ab239f20f6cf29877ba8041794f4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |