(old) | htmldiff from- | (new) |
The DC IVAC characteristics are:
Invalidate data cache by address to Point of Coherency.
When FEAT_MTE2 is implemented, this instruction might invalidate Allocation Tags from caches. When it invalidates Allocation Tags from caches, it also cleans them.
AArch64 System instruction DC IVAC performs the same function as AArch32 System instruction DCIMVAC.
DC IVAC is a 64-bit System instruction.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Virtual address to use | |||||||||||||||||||||||||||||||
Virtual address to use |
Virtual address to use. No alignment restrictions apply to this VA.
When the instruction is executed, it can generate a watchpoint, which is prioritized in the same way as other watchpoints. If a watchpoint is generated, the CM bit in the ESR_ELx.ISS field is set to 1.
This instruction requires write access permission to the VA, otherwise it generates a Permission faultFault, subject to the constraints described in 'Permission fault'.
Execution of this instruction might require an address translation from VA to PA, and that translation might fault. For more information, see 'The data cache maintenance instruction (DC)'.
Accesses to this instruction use the following encodings in the System instruction encoding space:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b01 | 0b000 | 0b0111 | 0b0110 | 0b001 |
if PSTATE.EL == EL0 then
UNDEFINED;
elsif PSTATE.EL == EL1 then
if EL2Enabled() && HCR_EL2.TPCP == '1' then
AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') && HFGITR_EL2.DCIVAC == '1' then
AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.<DC,VM> != '00' then
DC_CIVAC(X[t]);
else
AArch64.DCDC_IVAC(X[t], CacheType_Data, CacheOp_Invalidate, CacheOpScope_PoC);]);
elsif PSTATE.EL == EL2 then
AArch64.DCDC_IVAC(X[t], CacheType_Data, CacheOp_Invalidate, CacheOpScope_PoC);]);
elsif PSTATE.EL == EL3 then
AArch64.DCDC_IVAC(X[t], CacheType_Data, CacheOp_Invalidate, CacheOpScope_PoC);]);
30/06/2021 1509:2239; 2a17f7750cfd1ab239f20f6cf29877ba8041794f4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |