(old) | htmldiff from- | (new) |
The DBGDSCRext characteristics are:
Main control register for the debug implementation.
AArch32 System register DBGDSCRext bits [31:0] are architecturally mapped to AArch64 System register MDSCR_EL1[31:0].
AArch32 System register DBGDSCRext bit [15] is architecturally mapped to AArch32 System register DBGDSCRint[15].
AArch32 System register DBGDSCRext bit [12] is architecturally mapped to AArch32 System register DBGDSCRint[12].
AArch32 System register DBGDSCRext bits [5:2] are architecturally mapped to AArch32 System register DBGDSCRint[5:2].
This register is present only when AArch32 is supported at EL0.any Exception level. Otherwise, direct accesses to DBGDSCRext are UNDEFINED.
This register is required in all implementations.
DBGDSCRext is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TFO | RXfull | TXfull | RES0 | RXO | TXU | RES0 | INTdis | TDA | RES0 | SC2 | NS | SPNIDdis | SPIDdis | MDBGen | HDE | RES0 | UDCCdis | RES0 | ERR | MOE | RES0 |
Trace Filter override. Used for save/restore of EDSCR.TFO.
When the OS Lock is unlocked, DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When the OS Lock is locked, DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.TFO. Reads and writes of this bit are indirect accesses to EDSCR.TFO.
Accessing this field has the following behavior:
Reserved, RES0.
DTRRX full. Used for save/restore of EDSCR.RXfull.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.RXfull. Reads and writes of this bit are indirect accesses to EDSCR.RXfull.
Arm deprecates use of this bit other than for save/restore. Use DBGDSCRint to access the DTRRX full status.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
DTRTX full. Used for save/restore of EDSCR.TXfull.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.TXfull. Reads and writes of this bit are indirect accesses to EDSCR.TXfull.
Arm deprecates use of this bit other than for save/restore. Use DBGDSCRint to access the DTRTX full status.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Reserved, RES0.
Used for save/restore of EDSCR.RXO.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.RXO. Reads and writes of this bit are indirect accesses to EDSCR.RXO.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Used for save/restore of EDSCR.TXU.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.TXU. Reads and writes of this bit are indirect accesses to EDSCR.TXU.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Reserved, RES0.
Used for save/restore of EDSCR.INTdis.
When DBGOSLSR.OSLK == 0, this field is RO, and software must treat it as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this field is RW and holds the value of EDSCR.INTdis. Reads and writes of this field are indirect accesses to EDSCR.INTdis.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Used for save/restore of EDSCR.TDA.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.TDA. Reads and writes of this bit are indirect accesses to EDSCR.TDA.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Reserved, RES0.
Used for save/restore of EDSCR.SC2.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.SC2. Reads and writes of this bit are indirect accesses to EDSCR.SC2.
Accessing this field has the following behavior:
Reserved, RES0.
Non-secure status.
Arm deprecates use of this field.
NS | Meaning |
---|---|
0b0 | Secure state. |
0b1 | Non-secure state. |
Access to this field is RO.
Secure privileged profiling disabled status bit.
SPNIDdis | Meaning |
---|---|
0b0 | Profiling allowed in Secure privileged modes. |
0b1 | Profiling prohibited in Secure privileged modes. |
This field reads as 0 if any of the following applies, and reads as 1 otherwise:
Arm deprecates use of this field.
Access to this field is RO.
Reserved, RES0.
Secure privileged AArch32 invasive self-hosted debug disabled status bit. The value of this bit depends on the value of SDCR.SPD and the pseudocode function AArch32.SelfHostedSecurePrivilegedInvasiveDebugEnabled().
SPIDdis | Meaning |
---|---|
0b0 | Self-hosted debug enabled in Secure privileged AArch32 modes. |
0b1 | Self-hosted debug disabled in Secure privileged AArch32 modes. |
This bit reads as 1 if any of the following is true and reads as 0 otherwise:
Arm deprecates use of this field.
Access to this field is RO.
Reserved, RES0.
Monitor debug events enable. Enable Breakpoint, Watchpoint, and Vector Catch exceptions.
MDBGen | Meaning |
---|---|
0b0 | Breakpoint, Watchpoint, and Vector Catch exceptions disabled. |
0b1 | Breakpoint, Watchpoint, and Vector Catch exceptions enabled. |
The reset behaviour of this field is:
Used for save/restore of EDSCR.HDE.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.HDE. Reads and writes of this bit are indirect accesses to EDSCR.HDE.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Reserved, RES0.
Traps EL0 accesses to the DCC registers to Undefined mode.
UDCCdis | Meaning |
---|---|
0b0 | This control does not cause any instructions to be trapped. |
0b1 | EL0 accesses to the DBGDSCRint, DBGDTRRXint, DBGDTRTXint, DBGDIDR, DBGDSAR, and DBGDRAR are trapped to Undefined mode. |
All accesses to these registers are trapped, including LDC and STC accesses to DBGDTRTXint and DBGDTRRXint, and MRRC accesses to DBGDSAR and DBGDRAR.
Traps of EL0 accesses to the DBGDTRRXint and DBGDTRTXint are ignored in Debug state.
The reset behaviour of this field is:
Reserved, RES0.
Used for save/restore of EDSCR.ERR.
When DBGOSLSR.OSLK == 0, software must treat this bit as UNK/SBZP.
When DBGOSLSR.OSLK == 1, this bit holds the value of EDSCR.ERR. Reads and writes of this bit are indirect accesses to EDSCR.ERR.
The architected behavior of this field determines the value it returns after a reset.
Accessing this field has the following behavior:
Method of Entry for debug exception. When a debug exception is taken to an Exception level using AArch32, this field is set to indicate the event that caused the exception:
MOE | Meaning |
---|---|
0b0001 | Breakpoint. |
0b0011 | Software breakpoint (BKPT) instruction. |
0b0101 | Vector catch. |
0b1010 | Watchpoint. |
The reset behaviour of this field is:
Reserved, RES0.
Individual fields within this register might have restricted accessibility when the OS Locklock is unlocked, DBGOSLSR.OSLK == 0. See the field descriptions for more detail.
Accesses to this register use the following encodings in the System register encoding space:
coproc | opc1 | CRn | CRm | opc2 |
---|---|---|---|---|
0b1110 | 0b000 | 0b0000 | 0b0010 | 0b010 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.<TDE,TDA> != '00' then AArch64.AArch32SystemAccessTrap(EL2, 0x05); elsif EL2Enabled() && ELUsingAArch32(EL2) && HDCR.<TDE,TDA> != '00' then AArch32.TakeHypTrapException(0x05); elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x05); else return DBGDSCRext; elsif PSTATE.EL == EL2 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then UNDEFINED; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x05); else return DBGDSCRext; elsif PSTATE.EL == EL3 then return DBGDSCRext;
coproc | opc1 | CRn | CRm | opc2 |
---|---|---|---|---|
0b1110 | 0b000 | 0b0000 | 0b0010 | 0b010 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then UNDEFINED; elsif EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.<TDE,TDA> != '00' then AArch64.AArch32SystemAccessTrap(EL2, 0x05); elsif EL2Enabled() && ELUsingAArch32(EL2) && HDCR.<TDE,TDA> != '00' then AArch32.TakeHypTrapException(0x05); elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x05); else DBGDSCRext = R[t]; elsif PSTATE.EL == EL2 then if Halted() && HaveEL(EL3) && EDSCR.SDD == '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then UNDEFINED; elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && MDCR_EL3.TDA == '1' then if Halted() && EDSCR.SDD == '1' then UNDEFINED; else AArch64.AArch32SystemAccessTrap(EL3, 0x05); else DBGDSCRext = R[t]; elsif PSTATE.EL == EL3 then DBGDSCRext = R[t];
30/06/2021 1509:2239; 2a17f7750cfd1ab239f20f6cf29877ba8041794f4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |