CNTPCT, Counter-timer Physical Count

The CNTPCT characteristics are:

Purpose

Holds the 64-bit physical count value.

Configuration

The power domain of CNTPCT is IMPLEMENTATION DEFINED.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

Attributes

CNTPCT is a 64-bit register.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
Physical count value
Physical count value

Bits [63:0]

Physical count value.

The reset behaviour of this field is:

Accessing CNTPCT

CNTPCT can be implemented in any implemented CNTBaseN frame, and in the corresponding CNTEL0BaseN frame, as a RO register.

'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames' describes the status fields that identify whether a CNTBaseN frame is implemented, and for an implemented frame:

For an implemented CNTBaseN frame:

For an implemented CNTEL0BaseN frame:

If the implementation supports 64-bit atomic accesses, then the CNTPCT register must be accessible as an atomic 64-bit value.

CNTPCT can be accessed through the memory-mapped interfaces:

ComponentFrameOffsetInstanceRange
TimerCNTBaseN0x000CNTPCT31:0

Accesses on this interface are RO.

ComponentFrameOffsetInstanceRange
TimerCNTBaseN0x004CNTPCT63:32

Accesses on this interface are RO.

ComponentFrameOffsetInstanceRange
TimerCNTEL0BaseN0x000CNTPCT31:0

Accesses on this interface are RO.

ComponentFrameOffsetInstanceRange
TimerCNTEL0BaseN0x004CNTPCT63:32

Accesses on this interface are RO.


30/06/2021 09:39; 4f5dd962f4e34e1ac282f76da4d6e7fc4cab087e

Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.