(old) | htmldiff from- | (new) |
The PMCEID2 characteristics are:
Defines which Commoncommon architectural events and Commoncommon microarchitectural events are implemented, or counted, using PMU events in the range 0x4000 to 0x401F.
For more information about the Commoncommon events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.
External register PMCEID2 bits [31:0] are architecturally mapped to AArch64 System register PMCEID0_EL0[63:32].
External register PMCEID2 bits [31:0] are architecturally mapped to AArch32 System register PMCEID2[31:0].
PMCEID2 is in the Core power domain.
This register is present only when FEAT_PMUv3p1 is implemented. Otherwise, direct accesses to PMCEID2 are RES0.
PMCEID2 is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
IDhi31 | IDhi30 | IDhi29 | IDhi28 | IDhi27 | IDhi26 | IDhi25 | IDhi24 | IDhi23 | IDhi22 | IDhi21 | IDhi20 | IDhi19 | IDhi18 | IDhi17 | IDhi16 | IDhi15 | IDhi14 | IDhi13 | IDhi12 | IDhi11 | IDhi10 | IDhi9 | IDhi8 | IDhi7 | IDhi6 | IDhi5 | IDhi4 | IDhi3 | IDhi2 | IDhi1 | IDhi0 |
IDhi[n] corresponds to Commoncommon event (0x4000 + n).
For each bit:
IDhi<n> | Meaning |
---|---|
0b0 | The Common |
0b1 | The Common |
When the value of a bit in the field is 1, the corresponding Commoncommon event is implemented and counted.
Arm recommends that if a Commoncommon event is never counted, the value of the corresponding bit is 0.
A bit that corresponds to a reserved event number is reserved. The value might be used in a future revision of the architecture to identify an additional Commoncommon event.
Such an event might be added retrospectively to an earlier version of the PMU architecture, provided the event does not require any additional PMU features and has an event number that can be represented in the PMCEID<n> registers of that earlier version of the PMU architecture.
AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.
Component | Offset | Instance |
---|---|---|
PMU | 0xE28 | PMCEID2 |
This interface is accessible as follows:
3020/09/2021 1511:3402; 092b4e1bbfbb45a293b198f9330c5f529ead2b0fd4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |