The APSR characteristics are:
Hold program status and control information.
This register is present only when AArch32 is supported. Otherwise, direct accesses to APSR are UNDEFINED.
APSR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
N | Z | C | V | Q | RES0 | GE | RES0 | RES1 | RES0 |
Negative condition flag. Set to bit[31] of the result of the last flag-setting instruction. If the result is regarded as a two's complement signed integer, then N is set to 1 if the result was negative, and N is set to 0 if the result was positive or zero.
Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.
Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.
Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.
Cumulative saturation bit. Set to 1 to indicate that overflow or saturation occurred in some instructions.
Reserved, RES0.
Greater than or Equal flags, for parallel addition and subtraction.
Reserved, RES0.
Reserved, RES1.
Reserved, RES0.
It is permitted that, on a read of APSR:
Bit[22] returns the value of PSTATE.PAN
Bit[9] returns the value of PSTATE.E.
Bits[8:6] return the value of PSTATE.{A, I, F}, the mask bits.
Bit[4:0] returns the value of PSTATE.M[4:0]
This is an exception to the general rule that an UNKNOWN field must not return information that cannot be obtained, at the current Privilege level, by an architected mechanism.
For more information see 'The Application Program Status Register, APSR'.
APSR can be read using the MRS instruction and written using the MSR (register) or MSR (immediate) instructions.
20/09/2021 11:02; d4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.