The ID_AA64PFR1_EL1 characteristics are:
Reserved for future expansion of information about implemented PE features in AArch64 state.
For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.
There are no configuration notes.
ID_AA64PFR1_EL1 is a 64-bit register.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | CSV2_frac | ||||||||||||||||||||||||||||||
RES0 | MPAM_frac | RAS_frac | MTE | SSBS | BT |
Reserved, RES0.
CSV2 fractional field. Defined values are:
CSV2_frac | Meaning |
---|---|
0b0000 |
This PE does not disclose whether branch targets trained in one hardware-described context can exploitatively control speculative execution in a different hardware-described context. The SCXTNUM_ELx registers are not supported. |
0b0001 |
If ID_AA64PFR0_EL1.CSV2 is 0b0001, branch targets trained in one hardware-described context can exploitatively control speculative execution in a different hardware-described context only in a hard-to-determine way. Within a hardware-described context, branch targets trained for branches situated at one address can control speculative execution of branches situated at different addresses only in a hard-to-determine way. The SCXTNUM_ELx registers are not supported and the contexts do not include the SCXTNUM_ELx register contexts. |
0b0010 |
If ID_AA64PFR0_EL1.CSV2 is 0b0001, branch targets trained in one hardware-described context can exploitatively control speculative execution in a different hardware-described context only in a hard-to-determine way. Within a hardware-described context, branch targets trained for branches situated at one address can control speculative execution of branches situated at different addresses only in a hard-to-determine way. The SCXTNUM_ELx registers are supported, but the contexts do not include the SCXTNUM_ELx register contexts. |
All other values are reserved.
FEAT_CSV2_1p1 implements the functionality identified by the value 0b0001.
FEAT_CSV2_1p2 implements the functionality identified by the value 0b0010.
From Armv8.0, the permitted values are 0b0000, 0b0001, and 0b0010.
This field is valid only if ID_AA64PFR0_EL1.CSV2 is 0b0001.
Reserved, RES0.
MPAM Extension fractional field. Defined values are:
MPAM_frac | Meaning |
---|---|
0b0000 | If ID_AA64PFR0_EL1.MPAM == 0b0000, MPAM Extension not implemented. If ID_AA64PFR0_EL1.MPAM == 0b0001, MPAM Extension v1.0 is implemented. |
0b0001 | If ID_AA64PFR0_EL1.MPAM == 0b0000, implements MPAM v0.1, which is like v1.1 but reduces support for Secure PARTIDs. If ID_AA64PFR0_EL1.MPAM == 0b0001, implements MPAM v1.1 and adds support for MPAM2_EL2.TIDR to provide trapping of MPAMIDR_EL1 when MPAMHCR_EL2 is not present. |
All other values are reserved.
RAS Extension fractional field. Defined values are:
RAS_frac | Meaning |
---|---|
0b0000 |
If ID_AA64PFR0_EL1.RAS == 0b0001, RAS Extension implemented. |
0b0001 | If ID_AA64PFR0_EL1.RAS == 0b0001, as 0b0000 and adds support for:
Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to ERR<n>STATUS, and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions. |
All other values are reserved.
FEAT_RASv1p1 implements the functionality identified by the value 0b0001.
This field is valid only if ID_AA64PFR0_EL1.RAS == 0b0001.
Support for the Memory Tagging Extension. Defined values are:
MTE | Meaning |
---|---|
0b0000 |
Memory Tagging Extension is not implemented. |
0b0001 |
Instruction-only Memory Tagging Extension is implemented. |
0b0010 |
Full Memory Tagging Extension is implemented. |
0b0011 |
Memory Tagging Extension is implemented with support for asymmetric Tag Check Fault handling. |
All other values are reserved.
FEAT_MTE implements the functionality identified by the value 0b0001.
FEAT_MTE2 implements the functionality identified by the value 0b0010.
FEAT_MTE3 implements the functionality identified by the value 0b0011.
In Armv8.5, the permitted values are 0b0000, 0b0001 and 0b0010.
From Armv8.7, the value 0b0001 is not permitted.
Speculative Store Bypassing controls in AArch64 state. Defined values are:
SSBS | Meaning |
---|---|
0b0000 |
AArch64 provides no mechanism to control the use of Speculative Store Bypassing. |
0b0001 |
AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe. |
0b0010 |
AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe, and the MSR and MRS instructions to directly read and write the PSTATE.SSBS field. |
All other values are reserved.
FEAT_SSBS implements the functionality identified by the value 0b0001.
FEAT_SSBS2 implements the functionality identified by the value 0b0010.
Branch Target Identification mechanism support in AArch64 state. Defined values are:
BT | Meaning |
---|---|
0b0000 |
The Branch Target Identification mechanism is not implemented. |
0b0001 |
The Branch Target Identification mechanism is implemented. |
All other values are reserved.
FEAT_BTI implements the functionality identified by the value 0b0001.
From Armv8.5, the only permitted value is 0b0001.
Accesses to this register use the following encodings in the System register encoding space:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b000 | 0b0000 | 0b0100 | 0b001 |
if PSTATE.EL == EL0 then if IsFeatureImplemented(FEAT_IDST) then if EL2Enabled() && HCR_EL2.TGE == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else AArch64.SystemAccessTrap(EL1, 0x18); else UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && HCR_EL2.TID3 == '1' then AArch64.SystemAccessTrap(EL2, 0x18); else return ID_AA64PFR1_EL1; elsif PSTATE.EL == EL2 then return ID_AA64PFR1_EL1; elsif PSTATE.EL == EL3 then return ID_AA64PFR1_EL1;
20/09/2021 11:01; d4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.