ISA_v82A_A64_xml_00bet3.2 (old)htmldiff from-ISA_v82A_A64_xml_00bet3.2(new) ISA_v82A_A64_xml_00bet3.2_OPT

AESD

AES single round decryption.

313029282726252423222120191817161514131211109876543210
0100111000101000010110RnRd
D

Advanced SIMD

AESD <Vd>.16B, <Vn>.16B

integer d = UInt(Rd); integer n = UInt(Rn); if !HaveCryptoExt() then UnallocatedEncoding();(); boolean decrypt = (D == '1');

Assembler Symbols

<Vd>

Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.

<Vn>

Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckCryptoEnabled64(); bits(128) operand1 = V[d]; bits(128) operand2 = V[n]; bits(128) result; result = operand1 EOR operand2; result =if decrypt then result = AESInvSubBytes(AESInvShiftRows(result));(result)); else result = AESSubBytes(AESShiftRows(result)); V[d] = result;


Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.

ISA_v82A_A64_xml_00bet3.2 (old)htmldiff from-ISA_v82A_A64_xml_00bet3.2(new) ISA_v82A_A64_xml_00bet3.2_OPT