AESMC

AES mix columns.

313029282726252423222120191817161514131211109876543210
0100111000101000011010RnRd
D

Advanced SIMD

AESMC <Vd>.16B, <Vn>.16B

integer d = UInt(Rd); integer n = UInt(Rn); if !HaveCryptoExt() then UnallocatedEncoding();

Assembler Symbols

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Operation

CheckCryptoEnabled64(); bits(128) operand = V[n]; bits(128) result; result = AESMixColumns(operand); V[d] = result;


Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.