DC

Data Cache operation. For more information, see A64 system instructions for cache maintenance.

This is an alias of SYS. This means:

313029282726252423222120191817161514131211109876543210
1101010100001op10111CRmop2Rt
LCRn

System

DC <dc_op>, <Xt>

is equivalent to

SYS #<op1>, C7, <Cm>, #<op2>, <Xt>

and is the preferred disassembly when SysOp(op1,'0111',CRm,op2) == Sys_DC.

Assembler Symbols

<dc_op> Is a DC instruction name, as listed for the DC system instruction group, encoded in op1:CRm:op2:
op1 CRm op2 <dc_op> Architectural Feature
000 0110 001 IVAC -
000 0110 010 ISW -
000 1010 010 CSW -
000 1110 010 CISW -
011 0100 001 ZVA -
011 1010 001 CVAC -
011 1011 001 CVAU -
011 1100 001 CVAP ARMv8.2-DCPoP
011 1110 001 CIVAC -
<op1>

Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cm>

Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2>

Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

<Xt>

Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

Operation

The description of SYS gives the operational pseudocode for this instruction.


Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.