ISA_v83A_A64_xml_00bet6.1 (old) | htmldiff from-ISA_v83A_A64_xml_00bet6.1 | (new) ISA_v84A_A64_xml_00bet7 |
Bitwise NOT writes the bitwise inverse of a register value to the destination register.
This is an alias of ORN (shifted register). This means:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
sf | 0 | 1 | 0 | 1 | 0 | 1 | 0 | shift | 1 | Rm | imm6 | 1 | 1 | 1 | 1 | 1 | Rd | ||||||||||||||
opc | N | Rn |
MVN <Wd>, <Wm>{, <shift> #<amount>}
is equivalent to
ORN <Wd>, WZR, <Wm>{, <shift> #<amount>}
and is always the preferred disassembly.
MVN <Xd>, <Xm>{, <shift> #<amount>}
is equivalent to
ORN <Xd>, XZR, <Xm>{, <shift> #<amount>}
and is always the preferred disassembly.
<Wd> | Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. |
<Wm> | Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field. |
<Xd> | Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
<Xm> | Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field. |
<shift> |
shift:
|
The description of ORN (shifted register) gives the operational pseudocode for this instruction.
If PSTATE.DIT is 1:
Internal version only: isa v29.05v27.02, AdvSIMD v26.0, pseudocode v35.3v34.2.2
; Build timestamp: 2018-06-16T092018-03-28T19:4555
Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.
ISA_v83A_A64_xml_00bet6.1 (old) | htmldiff from-ISA_v83A_A64_xml_00bet6.1 | (new) ISA_v84A_A64_xml_00bet7 |