ISA_v83A_A64_xml_00bet6.1 (old)htmldiff from-ISA_v83A_A64_xml_00bet6.1(new) ISA_v84A_A64_xml_00bet7

DCPS1

Debug Change PE State to EL1, when executed in Debug state:

The target exception level of a DCPS1 instruction is:

When the target Exception level of a DCPS1 instruction is ELx, on executing this instruction:

This instruction is undefined at EL0 in Non-secure state if EL2 is implemented and HCR_EL2.TGE == 1.

This instruction is always undefined in Non-debug state.

For more information on the operation of the DCPSn instructions, see DCPS.

313029282726252423222120191817161514131211109876543210
11010100101imm1600001
LL

System

DCPS1 {#<imm>}

bits(2) target_level = LL; if LL == '00' then UnallocatedEncoding(); if !Halted() then AArch64.UndefinedFault();

Assembler Symbols

<imm>

Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

Operation

DCPSInstruction(target_level);


Internal version only: isa v29.05v27.02, AdvSIMD v26.0, pseudocode v35.3v34.2.2 ; Build timestamp: 2018-06-16T092018-03-28T19:4555

Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.

ISA_v83A_A64_xml_00bet6.1 (old)htmldiff from-ISA_v83A_A64_xml_00bet6.1(new) ISA_v84A_A64_xml_00bet7