(old) htmldiff from-(new)

SSHLL, SSHLL2

Signed Shift Left Long (immediate). This instruction reads each vector element from the source SIMD&FP register, left shifts each vector element by the specified shift amount, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The SSHLL instruction extracts vector elements from the lower half of the source register, while the SSHLL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR_EL1, CPTR_EL2, and CPTR_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias SXTL, SXTL2.

313029282726252423222120191817161514131211109876543210
0Q0011110!= 0000immb101001RnRd
Uimmh

Vector

SSHLL{2} <Vd>.<Ta>, <Vn>.<Tb>, #<shift>

integer d = UInt(Rd); integer n = UInt(Rn); if immh == '0000' then SEE(asimdimm); if immh<3> == '1' then UNDEFINED; integer esize = 8 <<if immh<3> == '1' then ReservedValue(); integer esize = 8 << HighestSetBit(immh); integer datasize = 64; integer part = UInt(Q); integer elements = datasize DIV esize; integer shift = UInt(immh:immb) - esize; boolean unsigned = (U == '1');

Assembler Symbols

2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in Q:
Q2
0[absent]
1[present]
<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in immh:
immh<Ta>
0000SEE Advanced SIMD modified immediate
00018H
001x4S
01xx2D
1xxxRESERVED
<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in immh:Q:
immhQ<Tb>
0000xSEE Advanced SIMD modified immediate
000108B
0001116B
001x04H
001x18H
01xx02S
01xx14S
1xxxxRESERVED
<shift> Is the left shift amount, in the range 0 to the source element width in bits minus 1, encoded in immh:immb:
immh<shift>
0000SEE Advanced SIMD modified immediate
0001(UInt(immh:immb)-8)
001x(UInt(immh:immb)-16)
01xx(UInt(immh:immb)-32)
1xxxRESERVED

Alias Conditions

AliasIs preferred when
SXTL, SXTL2immb == '000' && BitCount(immh) == 1

Operation

CheckFPAdvSIMDEnabled64(); bits(datasize) operand = Vpart[n, part]; bits(datasize*2) result; integer element; for e = 0 to elements-1 element = Int(Elem[operand, e, esize], unsigned) << shift; Elem[result, e, 2*esize] = element<2*esize-1:0>; V[d] = result;

Operational information

If PSTATE.DIT is 1:


Internal version only: isa v30.25v29.05, AdvSIMD v27.01v26.0, pseudocode v85-xml-00bet8_rc3v35.3 ; Build timestamp: 2018-09-13T132018-06-16T09:0445

Copyright © 2010-2018 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.

(old) htmldiff from-(new)