DLR, Debug Link Register

The DLR characteristics are:

Purpose

In Debug state, holds the address to restart from.

This register is part of:

Configuration

There is one instance of this register that is used in both Secure and Non-secure states.

AArch32 System register DLR is architecturally mapped to AArch64 System register DLR_EL0[31:0] .

Attributes

DLR is a 32-bit register.

Field descriptions

The DLR bit assignments are:

313029282726252423222120191817161514131211109876543210
Restart address

Bits [31:0]

Restart address.

Accessing the DLR

This register can be read using MRC with the following syntax:

MRC <syntax>

This register can be written using MCR with the following syntax:

MCR <syntax>

This syntax uses the following encoding in the System instruction encoding space:

<syntax> opc1opc2CRncoprocCRm
p15, 3, <Rt>, c4, c5, 1011001010011110101

Accessibility

The register is accessible as follows:

Control Accessibility
E2HTGENSEL0EL1EL2EL3
xx0RWRW n/a RW
x01RWRWRWRW
x11RW n/a RWRW

This table applies to all instructions that can access this register.

Access to this register is from Debug state only. During normal execution this register is unallocated.




18/04/2017 17:00

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.