The TLBI ALLE1IS characteristics are:
Invalidate cached copies of translation table entries from TLBs that meet all the following requirements:
The invalidation applies to entries with any VMID.
The invalidation applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this instructions.
For the EL1&0 translation regime, the invalidation applies to both:
This System instruction is part of the TLB maintenance instructions functional group.
There are no configuration notes.
TLBI ALLE1IS is a 64-bit System instruction.
TLBI ALLE1IS ignores the value in the register specified by the instruction encoding. Software does not have to write a value to the register before issuing this instruction.
This instruction is executed using TLBI with the following syntax:
TLBI <tlbi_op>
This syntax uses the following encoding in the System instruction encoding space:
<tlbi_op> | op0 | op1 | CRn | CRm | op2 | Rt |
---|---|---|---|---|---|---|
ALLE1IS | 01 | 100 | 1000 | 0011 | 100 | 11111 |
The instruction is executable as follows:
Control | Accessibility | |||||
---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | 0 | - | - | n/a | WO |
0 | 0 | 1 | - | - | WO | WO |
0 | 1 | 1 | - | n/a | WO | WO |
1 | 0 | 1 | - | - | WO | WO |
1 | 1 | 1 | - | n/a | WO | WO |
This table applies to all syntax that can be used to execute this instruction.
18/04/2017 17:00
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.