The PMINTENCLR_EL1 characteristics are:
Disables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR<n>_EL0. Reading the register shows which overflow interrupt requests are enabled.
This register is part of the Performance Monitors registers functional group.
This register is accessible as follows:
Off | DLK | OSLK | EPMAD | SLK | Default |
---|---|---|---|---|---|
Error | Error | Error | Error | RO | RW |
External register PMINTENCLR_EL1 is architecturally mapped to AArch64 System register PMINTENCLR_EL1.
External register PMINTENCLR_EL1 is architecturally mapped to AArch32 System register PMINTENCLR.
PMINTENCLR_EL1 is in the Core power domain. RW fields in this register reset to architecturally UNKNOWN values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.
PMINTENCLR_EL1 is a 32-bit register.
The PMINTENCLR_EL1 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
C | P<n>, bit [n] |
PMCCNTR_EL0 overflow interrupt request disable bit. Possible values are:
C | Meaning |
---|---|
0 |
When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect. |
1 |
When read, means the cycle counter overflow interrupt request is enabled. When written, disables the cycle count overflow interrupt request. |
When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.
Event counter overflow interrupt request disable bit for PMEVCNTR<n>_EL0.
Bits [30:N] are RAZ/WI. N is the value in PMCFGR.N.
Possible values are:
P<n> | Meaning |
---|---|
0 |
When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is disabled. When written, has no effect. |
1 |
When read, means that the PMEVCNTR<n>_EL0 event counter interrupt request is enabled. When written, disables the PMEVCNTR<n>_EL0 interrupt request. |
When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.
PMINTENCLR_EL1 can be accessed through the external debug interface:
Component | Offset |
---|---|
PMU | 0xC60 |
18/04/2017 17:00
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.