EDECR, External Debug Execution Control Register

The EDECR characteristics are:

Purpose

Controls Halting debug events.

This register is part of the Debug registers functional group.

Usage constraints

This register is accessible as follows:

SLKDefault
RORW

Configuration

EDECR is in the Debug power domain. Some or all RW fields of this register have defined reset values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.

Attributes

EDECR is a 32-bit register.

Field descriptions

The EDECR bit assignments are:

313029282726252423222120191817161514131211109876543210
00000000000000000000000000000SSRCEOSUCE

Bits [31:3]

Reserved, RES0.

SS, bit [2]

Halting step enable. Possible values of this field are:

SSMeaning
0

Halting step debug event disabled.

1

Halting step debug event enabled.

If the value of EDECR.SS is changed when the PE is in Non-debug state, behavior is CONSTRAINED UNPREDICTABLE as described in 'Changing the value of EDECR.SS when not in Debug state' in the ARM ARM, section H3.2.5.

When this register has an architecturally-defined reset value, this field resets to 0.

RCE, bit [1]

Reset Catch enable. Possible values of this field are:

RCEMeaning
0

Reset Catch debug event disabled.

1

Reset Catch debug event enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

OSUCE, bit [0]

OS Unlock Catch enabled. Possible values of this field are:

OSUCEMeaning
0

OS Unlock Catch debug event disabled.

1

OS Unlock Catch debug event enabled.

When this register has an architecturally-defined reset value, this field resets to 0.

Accessing the EDECR

EDECR can be accessed through the external debug interface:

ComponentOffset
Debug 0x024



18/04/2017 17:00

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.