The CNTHP_TVAL characteristics are:
Holds the timer value for the Hyp mode physical timer.
This register is part of:
AArch32 System register CNTHP_TVAL is architecturally mapped to AArch64 System register CNTHP_TVAL_EL2.
If EL2 is not implemented, this register is RES0 from EL3.
RW fields in this register reset to architecturally UNKNOWN values.
CNTHP_TVAL is a 32-bit register.
The CNTHP_TVAL bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TimerValue |
The TimerValue view of the EL2 physical timer.
On a read of this register:
On a write of this register, CNTHP_CVAL is set to (CNTPCT + TimerValue), where TimerValue is treated as a signed 32-bit integer.
When CNTHP_CTL.ENABLE is 1, the timer condition is met when (CNTPCT - CNTHP_CVAL) is greater than zero. This means that TimerValue acts like a 32-bit downcounter timer. When the timer condition is met:
When CNTHP_CTL.ENABLE is 0, the timer condition is not met, but CNTPCT continues to count, so the TimerValue view appears to continue to count down.
This register can be read using MRC with the following syntax:
MRC <syntax>
This register can be written using MCR with the following syntax:
MCR <syntax>
This syntax uses the following encoding in the System instruction encoding space:
<syntax> | opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|---|
p15, 4, <Rt>, c14, c2, 0 | 100 | 000 | 1110 | 1111 | 0010 |
p15, 0, <Rt>, c14, c2, 0 | 000 | 000 | 1110 | 1111 | 0010 |
The register is accessible as follows:
<syntax> | Control | Accessibility | |||||
---|---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 | |
p15, 4, <Rt>, c14, c2, 0 | x | x | 0 | - | - | n/a | - |
p15, 4, <Rt>, c14, c2, 0 | x | 0 | 1 | - | - | RW | RW |
p15, 4, <Rt>, c14, c2, 0 | x | 1 | 1 | - | n/a | RW | RW |
p15, 0, <Rt>, c14, c2, 0 | x | x | 0 | CNTP_TVAL | CNTP_TVAL | n/a | CNTP_TVAL |
p15, 0, <Rt>, c14, c2, 0 | 0 | 0 | 1 | CNTP_TVAL | CNTP_TVAL | CNTP_TVAL | CNTP_TVAL |
p15, 0, <Rt>, c14, c2, 0 | 0 | 1 | 1 | CNTP_TVAL | n/a | CNTP_TVAL | CNTP_TVAL |
p15, 0, <Rt>, c14, c2, 0 | 1 | 0 | 1 | CNTP_TVAL | CNTP_TVAL | n/a | n/a |
p15, 0, <Rt>, c14, c2, 0 | 1 | 1 | 1 | RW | n/a | n/a | n/a |
For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==1 :
If CNTHCTL_EL2.EL0PTEN==0, Non-secure accesses to this register from EL0 are trapped to EL2.
18/04/2017 17:00
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.