The HDCR characteristics are:
Controls the trapping to Hyp mode of Non-secure accesses, at EL1 or lower, to functions provided by the debug and trace architectures and the Performance Monitors Extension.
This register is part of:
AArch32 System register HDCR is architecturally mapped to AArch64 System register MDCR_EL2.
If EL2 is not implemented, this register is RES0 from EL3.
This register is in the Warm reset domain. Some or all RW fields of this register have defined reset values. On a Warm or Cold reset these apply only if the PE resets into an Exception level that is using AArch32. Otherwise, on a Warm or Cold reset RW fields in this register reset to architecturally UNKNOWN values.
HDCR is a 32-bit register.
The HDCR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | HPMD | 0 | 0 | 0 | 0 | 0 | TDRA | TDOSA | TDA | TDE | HPME | TPM | TPMCR | HPMN |
Reserved, RES0.
Guest Performance Monitors Disable. This control prohibits event counting at EL2. Permitted values are:
HPMD | Meaning |
---|---|
0 |
Event counting allowed in Hyp mode. |
1 |
Event counting prohibited in Hyp mode. In an ARMv8.1 implementation, event counting is prohibited unless enabled by the IMPLEMENTATION DEFINED authentication interface ExternalSecureNoninvasiveDebugEnabled(). |
This control applies only to:
The other event counters are unaffected. When PMCR.DP is set to 0, PMCCNTR is unaffected.
When this register has an architecturally-defined reset value, this field resets to 0.
Reserved, RES0.
Reserved, RES0.
Trap Debug ROM Address register access. Traps Non-secure EL0 and EL1 System register accesses to the Debug ROM registers to Hyp mode.
TDRA | Meaning |
---|---|
0 |
This control does not cause any instructions to be trapped. |
1 |
Non-secure EL0 and EL1 System register accesses to the DBGDRAR or DBGDSAR are trapped to Hyp mode, unless it is trapped by DBGDSCRext.UDCCdis. |
If HCR.TGE or HDCR.TDE is 1, behavior is as if this bit is 1 other than for the purpose of a direct read.
When this register has an architecturally-defined reset value, this field resets to 0.
Trap debug OS-related register access. Traps Non-secure EL1 System register accesses to the powerdown debug registers to Hyp mode.
TDOSA | Meaning |
---|---|
0 |
This control does not cause any instructions to be trapped. |
1 |
Non-secure EL1 System register accesses to the powerdown debug registers are trapped to Hyp mode. |
The registers for which accesses are trapped are as follows:
These registers are not accessible at EL0.
If HCR.TGE or HDCR.TDE is 1, behavior is as if this bit is 1 other than for the purpose of a direct read.
When this register has an architecturally-defined reset value, this field resets to 0.
Trap debug access. Traps Non-secure EL0 and EL1 System register accesses to those debug System registers in the (coproc==1110) encoding space that are not trapped by either of the following:
TDA | Meaning |
---|---|
0 |
This control does not cause any instructions to be trapped. |
1 |
Non-secure EL0 or EL1 System register accesses to the debug registers, other than the registers trapped by HDCR.TDRA and HDCR.TDOSA, are trapped to Hyp mode, unless it is trapped by DBGDSCRext.UDCCdis. |
Traps of AArch32 accesses to DBGDTRRXint and DBGDTRTXint are ignored in Debug state.
If HCR.TGE or HDCR.TDE is 1, behavior is as if this bit is 1 other than for the purpose of a direct read.
When this register has an architecturally-defined reset value, this field resets to 0.
Trap Debug exceptions. The possible values of this bit are:
TDE | Meaning |
---|---|
0 |
This control has no effect on the routing of debug exceptions, and has no effect on Non-secure accesses to debug registers. |
1 |
In Non-secure state:
|
When HCR.TGE == 1, the PE behaves as if the value of this field is 1 for all purposes other than returning the value of a direct read of the register.
When this register has an architecturally-defined reset value, this field resets to 0.
Hypervisor Performance Monitors Counters Enable. The possible values of this bit are:
HPME | Meaning |
---|---|
0 |
Hyp mode Performance Monitors counters disabled. |
1 |
Hyp mode Performance Monitors counters enabled. |
When the value of this bit is 1, the Performance Monitors counters that are reserved for use from Hyp mode or Secure state are enabled. For more information see the description of the HPMN field.
If the Performance Monitors Extension is not implemented, this field is RES0.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally UNKNOWN.
Trap Performance Monitors accesses. Traps Non-secure EL0 and EL1 accesses to all Performance Monitors registers to Hyp mode.
TPM | Meaning |
---|---|
0 |
This control does not cause any instructions to be trapped. |
1 |
Non-secure EL0 and EL1 accesses to all Performance Monitors registers are trapped to Hyp mode. |
EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.
If the Performance Monitors Extension is not implemented, this field is RES0.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.
Trap PMCR accesses. Traps Non-secure EL0 and EL1 accesses to the PMCR to Hyp mode.
TPMCR | Meaning |
---|---|
0 |
This control does not cause any instructions to be trapped. |
1 |
Non-secure EL0 and EL1 accesses to the PMCR are trapped to Hyp mode, unless it is trapped by PMUSERENR.EN. |
EL2 does not provide traps on Performance Monitor register accesses through the optional memory-mapped external debug interface.
If the Performance Monitors Extension is not implemented, this field is RES0.
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to 0.
Defines the number of Performance Monitors counters that are accessible from Non-secure EL1 modes, and from Non-secure EL0 modes if unprivileged access is enabled.
If the Performance Monitors Extension is not implemented, this field is RES0.
In Non-secure state, HPMN divides the Performance Monitors counters as follows. If software is accessing Performance Monitors counter n then, in Non-secure state:
If this field is set to 0, or to a value larger than PMCR.N, then the following CONSTRAINED UNPREDICTABLE behavior applies:
When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to the value of PMCR.N.
This register can be read using MRC with the following syntax:
MRC <syntax>
This register can be written using MCR with the following syntax:
MCR <syntax>
This syntax uses the following encoding in the System instruction encoding space:
<syntax> | opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|---|
p15, 4, <Rt>, c1, c1, 1 | 100 | 001 | 0001 | 1111 | 0001 |
The register is accessible as follows:
Control | Accessibility | |||||
---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | 0 | - | - | n/a | - |
x | 0 | 1 | - | - | RW | RW |
x | 1 | 1 | - | n/a | RW | RW |
This table applies to all instructions that can access this register.
For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==0 :
If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==0 :
If HSTR_EL2.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.
When EL2 is implemented and is using AArch32 and SCR_EL3.NS==1 :
If HSTR.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.
When EL3 is implemented and is using AArch64 :
If MDCR_EL3.TDA==1, accesses to this register from EL2 are trapped to EL3 using AArch64.
18/04/2017 17:00
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.