The EDDEVID1 characteristics are:
Provides extra information for external debuggers about features of the debug implementation.
This register is part of the Debug registers functional group.
This register is accessible as follows:
Default |
---|
RO |
EDDEVID1 is in the Debug power domain.
EDDEVID1 is a 32-bit register.
The EDDEVID1 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PCSROffset |
Reserved, RES0.
This field indicates the offset applied to PC samples returned by reads of EDPCSR. Permitted values of this field in ARMv8 are:
PCSROffset | Meaning |
---|---|
0000 |
EDPCSR not implemented. |
0010 |
EDPCSR implemented, and samples have no offset applied and do not sample the instruction set state in AArch32 state. |
From ARMv8.2 onwards, the only permitted value is 0b0000. The architecture defines the functionality in a different set of registers, see PMDEVID.
EDDEVID1 can be accessed through the external debug interface:
Component | Offset |
---|---|
Debug | 0xFC4 |
18/04/2017 17:00
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.