The ICV_DIR_EL1 characteristics are:
When interrupt priority drop is separated from interrupt deactivation, a write to this register deactivates the specified virtual interrupt.
This register is part of:
AArch64 System register ICV_DIR_EL1 performs the same function as AArch32 System register ICV_DIR.
ICV_DIR_EL1 is a 32-bit register.
The ICV_DIR_EL1 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | INTID |
Reserved, RES0.
The INTID of the virtual interrupt to be deactivated.
This field has either 16 or 24 bits implemented. The number of implemented bits can be found in ICV_CTLR_EL1.IDbits. If only 16 bits are implemented, bits [23:16] of this register are RES0.
This register can be written using MSR (register) with the following syntax:
MSR <systemreg>, <Xt>
This syntax uses the following encoding in the System instruction encoding space:
<systemreg> | op1 | CRn | CRm | op2 |
---|---|---|---|---|
ICC_DIR_EL1 | 000 | 1100 | 1011 | 001 |
This encoding results in an access to ICV_DIR_EL1 at Non-secure EL1 in the following cases:
This encoding results in an access to ICC_DIR_EL1 at Non-secure EL1 in the following cases:
The register is accessible as follows:
Control | Accessibility | ||||||
---|---|---|---|---|---|---|---|
FMO | IMO | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | x | 0 | - | ICC_DIR_EL1 | n/a | ICC_DIR_EL1 |
x | x | 1 | 1 | - | n/a | ICC_DIR_EL1 | ICC_DIR_EL1 |
x | 1 | 0 | 1 | - | WO | ICC_DIR_EL1 | ICC_DIR_EL1 |
1 | x | 0 | 1 | - | WO | ICC_DIR_EL1 | ICC_DIR_EL1 |
0 | 0 | 0 | 1 | - | ICC_DIR_EL1 | ICC_DIR_EL1 | ICC_DIR_EL1 |
This table applies to all instructions that can access this register.
The ICV_DIR_EL1 register is only accessible at Non-secure EL1 in the following cases:
At Non-secure EL1, the instruction encoding used to access ICV_DIR_EL1 results in an access to ICC_DIR_EL1 when HCR_EL2.{FMO, IMO} == {0, 0}.
When EOImode == 0, writes are ignored In systems supporting system error generation, an implementation might generate an SEI.
For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
In both Security states, and not dependent on other configuration bits:
If ICC_SRE_EL1.SRE==0, Non-secure write accesses to this register from EL1 are trapped to EL1.
When SCR_EL3.NS==1 :
If ICH_HCR_EL2.TC==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
If ICH_HCR_EL2.TDIR==1, Non-secure write accesses to this register from EL1 are trapped to EL2.
18/04/2017 17:00
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.