The CTICHINSTATUS characteristics are:
Provides the raw status of the ECT channel inputs to the CTI.
This register is part of the Cross-Trigger Interface registers functional group.
This register is accessible as follows:
SLK | Default |
---|---|
RO | RO |
CTICHINSTATUS is in the Debug power domain.
CTICHINSTATUS is a 32-bit register.
The CTICHINSTATUS bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CHIN<n>, bit [n] |
Input channel <n> status.
Bits [31:N] are RAZ. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.
Possible values of this bit are:
CHIN<n> | Meaning |
---|---|
0 |
Input channel <n> is inactive. |
1 |
Input channel <n> is active. |
If the ECT channels do not support multicycle events then it is IMPLEMENTATION DEFINED whether an input channel can be observed as active.
CTICHINSTATUS can be accessed through the external debug interface:
Component | Offset |
---|---|
CTI | 0x138 |
02/05/2017 15:43
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.