The CNTSR characteristics are:
Provides counter frequency status information.
This register is part of the Generic Timer registers functional group.
This register is accessible as follows:
Default |
---|
RO |
In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.
The power domain of CNTSR is IMPLEMENTATION DEFINED.
Some or all fields in this register have defined reset values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain. For more information see 'Power and reset domains for the system level implementation of the Generic Timer' in Chapter I1 of the ARMv8 ARM.
CNTSR is a 32-bit register.
The CNTSR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
FCACK | 0 | 0 | 0 | 0 | 0 | 0 | DBGH | 0 |
Frequency change acknowledge. Indicates the currently selected entry in the Frequency modes table, see 'The Frequency modes table' in Chapter I1 of the ARMv8 ARM.
When this register has an architecturally-defined reset value, this field resets to 0.
Reserved, RES0.
Indicates whether the counter is halted because the Halt-on-Debug signal is asserted:
DBGH | Meaning |
---|---|
0 |
Counter is not halted. |
1 |
Counter is halted. |
When this register has an architecturally-defined reset value, this field resets to a value that is architecturally UNKNOWN.
Reserved, RES0.
CNTSR can be accessed through its memory-mapped interface:
Component | Frame | Offset |
---|---|---|
Timer | CNTControlBase | 0x004 |
02/05/2017 15:43
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.