The TLBI ALLE3 characteristics are:
If EL3 is implemented, invalidate cached copies of translation table entries from TLBs that meet all the following requirements:
The invalidation applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this instructions.
This System instruction is part of the TLB maintenance instructions functional group.
There are no configuration notes.
TLBI ALLE3 is a 64-bit System instruction.
TLBI ALLE3 ignores the value in the register specified by the instruction encoding. Software does not have to write a value to the register before issuing this instruction.
This instruction is executed using TLBI with the following syntax:
TLBI <tlbi_op>
This syntax uses the following encoding in the System instruction encoding space:
<tlbi_op> | op0 | op1 | CRn | CRm | op2 | Rt |
---|---|---|---|---|---|---|
ALLE3 | 01 | 110 | 1000 | 0111 | 000 | 11111 |
The instruction is executable as follows:
Control | Accessibility | |||||
---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | 0 | - | - | n/a | WO |
0 | 0 | 1 | - | - | - | WO |
0 | 1 | 1 | - | n/a | - | WO |
1 | 0 | 1 | - | - | - | WO |
1 | 1 | 1 | - | n/a | - | WO |
This table applies to all syntax that can be used to execute this instruction.
02/05/2017 15:43
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.