The ICV_IGRPEN0_EL1 characteristics are:
Controls whether virtual Group 0 interrupts are enabled or not.
This register is part of:
AArch64 System register ICV_IGRPEN0_EL1 is architecturally mapped to AArch32 System register ICV_IGRPEN0.
ICV_IGRPEN0_EL1 is a 32-bit register.
The ICV_IGRPEN0_EL1 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Enable |
Reserved, RES0.
Enables virtual Group 0 interrupts.
Enable | Meaning |
---|---|
0 |
Virtual Group 0 interrupts are disabled. |
1 |
Virtual Group 0 interrupts are enabled. |
When this register has an architecturally-defined reset value, this field resets to 0.
This register can be read using MRS with the following syntax:
MRS <Xt>, <systemreg>
This register can be written using MSR (register) with the following syntax:
MSR <systemreg>, <Xt>
This syntax uses the following encoding in the System instruction encoding space:
<systemreg> | op1 | CRn | CRm | op2 |
---|---|---|---|---|
ICC_IGRPEN0_EL1 | 000 | 1100 | 1100 | 110 |
When HCR_EL2.FMO is set to 0, execution of this encoding at Non-secure EL1 results in an access to ICC_IGRPEN0_EL1.
The register is accessible as follows:
Control | Accessibility | ||||||
---|---|---|---|---|---|---|---|
FMO | IMO | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | x | 0 | - | ICC_IGRPEN0_EL1 | n/a | ICC_IGRPEN0_EL1 |
x | x | 1 | 1 | - | n/a | ICC_IGRPEN0_EL1 | ICC_IGRPEN0_EL1 |
0 | x | 0 | 1 | - | ICC_IGRPEN0_EL1 | ICC_IGRPEN0_EL1 | ICC_IGRPEN0_EL1 |
1 | x | 0 | 1 | - | RW | ICC_IGRPEN0_EL1 | ICC_IGRPEN0_EL1 |
This table applies to all instructions that can access this register.
ICV_IGRPEN0_EL1 is only accessible at Non-secure EL1 when HCR_EL2.FMO is set to 1.
When HCR_EL2.FMO is set to 0, at Non-secure EL1, the instruction encoding used to access ICV_IGRPEN0_EL1 results in an access to ICC_IGRPEN0_EL1.
For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
In both Security states, and not dependent on other configuration bits:
If ICC_SRE_EL1.SRE==0, Non-secure accesses to this register from EL1 are trapped to EL1.
When SCR_EL3.NS==1 :
If ICH_HCR_EL2.TALL0==1, Non-secure accesses to this register from EL1 are trapped to EL2.
02/05/2017 15:43
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.