The CNTFRQ_EL0 characteristics are:
This register is provided so that software can discover the frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.
This register is part of the Generic Timer registers functional group.
AArch64 System register CNTFRQ_EL0 is architecturally mapped to AArch32 System register CNTFRQ.
RW fields in this register reset to architecturally UNKNOWN values.
CNTFRQ_EL0 is a 32-bit register.
The CNTFRQ_EL0 bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Clock frequency |
Clock frequency. Indicates the system counter clock frequency, in Hz.
This register can be read using MRS with the following syntax:
MRS <Xt>, <systemreg>
This register can be written using MSR (register) with the following syntax:
MSR <systemreg>, <Xt>
This syntax uses the following encoding in the System instruction encoding space:
<systemreg> | op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|---|
CNTFRQ_EL0 | 11 | 011 | 1110 | 0000 | 000 |
The register is accessible as follows:
Configuration | Control | Accessibility | |||||
---|---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 | |
EL1 is the highest implemented Exception level | x | x | x | RO | RW | n/a | n/a |
EL2 is the highest implemented Exception level | x | 0 | 1 | RO | RO | RW | n/a |
EL2 is the highest implemented Exception level | x | 1 | 1 | RO | n/a | RW | n/a |
EL3 is the highest implemented Exception level | x | x | 0 | RO | RO | RO | RW |
EL3 is the highest implemented Exception level | x | 0 | 1 | RO | RO | RO | RW |
EL3 is the highest implemented Exception level | x | 1 | 1 | RO | n/a | RO | RW |
This table applies to all instructions that can access this register.
For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
When HCR_EL2.E2H==0 :
If CNTKCTL_EL1.EL0PCTEN==0, and CNTKCTL_EL1.EL0VCTEN==0, read accesses to this register from EL0 are trapped to EL1.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==0 :
If CNTKCTL_EL1.EL0PCTEN==0, and CNTKCTL_EL1.EL0VCTEN==0, Non-secure read accesses to this register from EL0 are trapped to EL1.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==1 :
If CNTHCTL_EL2.EL0PCTEN==0, and CNTHCTL_EL2.EL0VCTEN==0, Non-secure read accesses to this register from EL0 are trapped to EL2.
02/05/2017 15:43
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.