TTBR1_EL2, Translation Table Base Register 1 (EL2)

The TTBR1_EL2 characteristics are:

Purpose

When HCR_EL2.E2H is 1, holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the EL2&0 translation regime, and other information for this translation regime.

Note

When HCR_EL2.E2H is 0, the contents of this register are ignored by the PE, except for a direct read or write of the register.

This register is part of:

Configuration

If EL2 is not implemented, this register is RES0 from EL3.

RW fields in this register reset to architecturally UNKNOWN values.

This register is introduced in ARMv8.1.

Attributes

TTBR1_EL2 is a 64-bit register.

Field descriptions

The TTBR1_EL2 bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
ASIDBADDR
BADDRCnP
313029282726252423222120191817161514131211109876543210

Any of the fields in this register are permitted to be cached in a TLB.

ASID, bits [63:48]

An ASID for the translation table base address. The TCR_EL2.A1 field selects either TTBR0_EL2.ASID or TTBR1_EL2.ASID.

If the implementation has only 8 bits of ASID, then the upper 8 bits of this field are RES0.

BADDR, bits [47:1]

Translation table base address, A[47:x] or A[51:x], bits[47:1].

Note

In an implementation that includes ARMv8.2-LPA, if the value of TCR_EL2.{I}PS is 110, then:

Note

If the Effective value of TCR_EL2.IPS is not 110 then:

Note

This definition applies:

If any TTBR1_EL2[47:0] bit that is defined as RES0 has the value 1 when a translation table walk is performed using TTBR1_EL2, then the translation table base address might be misaligned, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following:

The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of TCR_EL2.T1SZ, the stage of translation, and the translation granule size.

CnP, bit [0]
In ARMv8.3 and ARMv8.2:

Common not Private. In an implementation that includes ARMv8.2-TTCNP, indicates whether each entry that is pointed to by TBR1_EL2 is a member of a common set that can be used by every PE in the Inner Shareable domain for which the value of TTBR1_EL2.CnP is 1.

CnPMeaning
0

The translation table entries pointed to by TTBR1_EL2 for the current ASID are permitted to differ from corresponding entries for TTBR1_EL2 for other PEs in the Inner Shareable domain. This is not affected by:

  • The value of TTBR1_EL2.CnP on those other PEs.
  • The value of the current ASID.
1

The translation table entries pointed to by TTBR1_EL2 are the same as the translation table entries for every other PE in the Inner Shareable domain for which the value of TTBR1_EL2.CnP is 1 and all of the following apply:

  • The translation table entries are pointed to by TTBR1_EL2.
  • The ASID is the same as the current ASID.
Note

In an implementation that does not include ARMv8.2-TTCNP this field is RES0.


In ARMv8.1:

Reserved, RES0.

Accessing the TTBR1_EL2

This register can be read using MRS with the following syntax:

MRS <Xt>, <systemreg>

This register can be written using MSR (register) with the following syntax:

MSR <systemreg>, <Xt>

This syntax uses the following encoding in the System instruction encoding space:

<systemreg> op0op1CRnCRmop2
TTBR1_EL21110000100000001
TTBR1_EL11100000100000001

Accessibility

The register is accessible as follows:

<systemreg> Control Accessibility
E2HTGENSEL0EL1EL2EL3
TTBR1_EL2xx0 - - n/a RW
TTBR1_EL2001 - - RWRW
TTBR1_EL2011 - n/a RWRW
TTBR1_EL2101 - - RWRW
TTBR1_EL2111 - n/a RWRW
TTBR1_EL1xx0 - TTBR1_EL1 n/a TTBR1_EL1
TTBR1_EL1001 - TTBR1_EL1 TTBR1_EL1 TTBR1_EL1
TTBR1_EL1011 - n/a TTBR1_EL1 TTBR1_EL1
TTBR1_EL1101 - TTBR1_EL1 RW TTBR1_EL1
TTBR1_EL1111 - n/a RW TTBR1_EL1

When HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic TTBR1_EL2 or TTBR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

Traps and enables

For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.

When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==0 :

When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==0 :




28/09/2017 08:24

Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.