The CNTP_CVAL characteristics are:
Holds the compare value for the EL1 physical timer.
This register is part of the Generic Timer registers functional group.
AArch32 System register CNTP_CVAL is architecturally mapped to AArch64 System register CNTP_CVAL_EL0.
RW fields in this register reset to architecturally UNKNOWN values.
CNTP_CVAL is a 64-bit register.
The CNTP_CVAL bit assignments are:
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
CompareValue | |||||||||||||||||||||||||||||||
CompareValue | |||||||||||||||||||||||||||||||
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Holds the EL1 physical timer CompareValue.
When CNTP_CTL.ENABLE is 1, the timer condition is met when (CNTPCT - CompareValue) is greater than or equal to zero. This means that CompareValue acts like a 64-bit upcounter timer. When the timer condition is met:
When CNTP_CTL.ENABLE is 0, the timer condition is not met, but CNTPCT continues to count.
This register can be read using MRRC with the following syntax:
MRRC <syntax>
This register can be written using MCRR with the following syntax:
MCRR <syntax>
This syntax uses the following encoding in the System instruction encoding space:
<syntax> | opc1 | coproc | CRm |
---|---|---|---|
p15, 2, <Rt>, <Rt2>, c14 | 0010 | 1111 | 1110 |
The register is accessible as follows:
Configuration | Control | Accessibility | Instance | |||||
---|---|---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 | ||
EL3 using AArch32 | x | x | 0 | RW | n/a | n/a | RW | CNTP_CVAL_s |
EL3 using AArch32 | x | 0 | 1 | RW | RW | RW | RW | CNTP_CVAL_ns |
EL3 using AArch32 | x | 1 | 1 | RW | n/a | RW | RW | CNTP_CVAL_ns |
EL3 not implemented | x | x | 0 | RW | RW | n/a | n/a | CNTP_CVAL |
EL3 not implemented | 0 | 0 | 1 | RW | RW | RW | n/a | CNTP_CVAL |
EL3 not implemented | 0 | 1 | 1 | RW | n/a | RW | n/a | CNTP_CVAL |
EL3 not implemented | 1 | 0 | 1 | RW | RW | n/a | n/a | CNTP_CVAL |
EL3 not implemented | 1 | 1 | 1 | CNTHP_CVAL | n/a | n/a | n/a | - |
EL3 using AArch64 | x | x | 0 | RW | RW | n/a | n/a | CNTP_CVAL |
EL3 using AArch64 | 0 | 0 | 1 | RW | RW | RW | n/a | CNTP_CVAL |
EL3 using AArch64 | 0 | 1 | 1 | RW | n/a | RW | n/a | CNTP_CVAL |
EL3 using AArch64 | 1 | 0 | 1 | RW | RW | n/a | n/a | CNTP_CVAL |
EL3 using AArch64 | 1 | 1 | 1 | CNTHP_CVAL | n/a | n/a | n/a | - |
This table applies to all instructions that can access this register.
For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
When HCR_EL2.E2H==0 :
If CNTKCTL_EL1.EL0PTEN==0, accesses to this register from EL0 are trapped to EL1.
If CNTKCTL.PL0PTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==0 :
If CNTHCTL_EL2.EL1PCEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
If CNTHCTL_EL2.EL1PCEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==0 :
If CNTHCTL_EL2.EL1PTEN==0, Non-secure accesses to this register from EL1 are trapped to EL2.
If CNTHCTL_EL2.EL1PTEN==0, and CNTKCTL_EL1.EL0PTEN==1, Non-secure accesses to this register from EL0 are trapped to EL2.
If CNTKCTL_EL1.EL0PTEN==0, Non-secure accesses to this register from EL0 are trapped to EL1.
If CNTKCTL.PL0PTEN==0, Non-secure accesses to this register from EL0 are trapped to Undefined mode.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==1 :
If CNTHCTL_EL2.EL0PTEN==0, Non-secure accesses to this register from EL0 are trapped to EL2.
When EL2 is implemented and is using AArch32 and SCR_EL3.NS==1 :
If CNTHCTL.PL1PCEN==0, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.
28/09/2017 08:24
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.