SysReg_v83A_xml-00bet4 (old) | htmldiff from-SysReg_v83A_xml-00bet4 | (new) SysReg_v83A_xml-00bet5 |
The CNTV_TVAL characteristics are:
Holds the timer value for the virtual timer.
This register is part of the Generic Timer registers functional group.
There is one instance of this register that is used in both Secure and Non-secure states.
AArch32 System register CNTV_TVAL is architecturally mapped to AArch64 System register CNTV_TVAL_EL0.
RW fields in this register reset to architecturally UNKNOWN values.
CNTV_TVAL is a 32-bit register.
The CNTV_TVAL bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TimerValue |
The TimerValue view of the virtual timer.
On a read of this register:
On a write of this register, CNTV_CVAL is set to (CNTVCTCNTPCT + TimerValue), where TimerValue is treated as a signed 32-bit integer.
When CNTP_CTL.ENABLE is 1, the timer condition is met when (CNTVCTCNTPCT - CNTP_CVAL) is greater than or equal to zero. This means that TimerValue acts like a 32-bit downcounter timer. When the timer condition is met:
When CNTV_CTL.ENABLE is 0, the timer condition is not met, but CNTVCT continues to count, so the TimerValue view appears to continue to count down.
This register can be read using MRC with the following syntax:
MRC <syntax>
This register can be written using MCR with the following syntax:
MCR <syntax>
This syntax uses the following encoding in the System instruction encoding space:
<syntax> | opc1 | opc2 | CRn | coproc | CRm |
---|---|---|---|---|---|
p15, 0, <Rt>, c14, c3, 0 | 000 | 000 | 1110 | 1111 | 0011 |
The register is accessible as follows:
Control | Accessibility | |||||
---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | 0 | RW | RW | n/a | RW |
0 | 0 | 1 | RW | RW | RW | RW |
0 | 1 | 1 | RW | n/a | RW | RW |
1 | 0 | 1 | RW | RW | n/a | n/a |
1 | 1 | 1 | CNTHV_TVAL | n/a | n/a | n/a |
This table applies to all instructions that can access this register.
For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the ARM® Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.
When HCR_EL2.E2H==0 :
If CNTKCTL_EL1.EL0VTEN==0, accesses to this register from EL0 are trapped to EL1.
If CNTKCTL.PL0VTEN==0, accesses to this register from EL0 are trapped to Undefined mode.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==0 :
If CNTKCTL_EL1.EL0VTEN==0, Non-secure accesses to this register from EL0 are trapped to EL1.
If CNTKCTL.PL0VTEN==0, Non-secure accesses to this register from EL0 are trapped to Undefined mode.
When EL2 is implemented and is using AArch64 and SCR_EL3.NS==1 && HCR_EL2.E2H==1 && HCR_EL2.TGE==1 :
If CNTHCTL_EL2.EL0VTEN==0, Non-secure accesses to this register from EL0 are trapped to EL2.
28/0907/2017 0816:2440
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.
SysReg_v83A_xml-00bet4 (old) | htmldiff from-SysReg_v83A_xml-00bet4 | (new) SysReg_v83A_xml-00bet5 |