The ELR_hyp characteristics are:
When taking an exception to Hyp mode, holds the address to return to.
This register is part of the Special-purpose registers functional group.
AArch32 System register ELR_hyp is architecturally mapped to AArch64 System register ELR_EL2.
On a reset into an Exception level that is using AArch32 ELR_hyp is UNKNOWN.
ELR_hyp is a 32-bit register.
The ELR_hyp bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Return address |
Return address.
This register can be read using MRS (banked register) with the following syntax:
MRS <Rd>, <banked_reg>
This register can be written using MSR (banked register) with the following syntax:
MSR <banked_reg>, <Rd>
This syntax uses the following encoding in the System instruction encoding space:
<banked_reg> | R | M | M1 |
---|---|---|---|
ELR_hyp | 0 | 1 | 1110 |
The register is accessible as follows:
Control | Accessibility | |||||
---|---|---|---|---|---|---|
E2H | TGE | NS | EL0 | EL1 | EL2 | EL3 |
x | x | 0 | - | - | n/a | - |
x | 0 | 1 | - | - | RW | RW |
x | 1 | 1 | - | n/a | RW | RW |
This table applies to all instructions that can access this register.
28/09/2017 08:24
Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Non-Confidential.