(old) | htmldiff from- | (new) |
The SMCR_EL3 characteristics are:
This register controls aspects of Streaming SVE that are visible at all Exception levels.
This register is present only when FEAT_SME is implemented and EL3 is implemented. Otherwise, direct accesses to SMCR_EL3 are UNDEFINED.
This register has no effect if the PE is not in Streaming SVE mode.
SMCR_EL3 is a 64-bit register.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | |||||||||||||||||||||||||||||||
FA64 | RES0 | RAZ/WI | LEN |
Reserved, RES0.
Controls whether execution of an A64 instruction is considered legal when the PE is in Streaming SVE mode.
FA64 | Meaning |
---|---|
0b0 | This control does not cause any instruction to be treated as legal in Streaming SVE mode. |
0b1 | This control causes all implemented A64 instructions to be treated as legal in Streaming SVE mode at EL3. |
Arm recommends that portable SME software should not rely on this optional feature, and that operating systems should provide a means to test for compliance with this recommendation.
The reset behavior of this field is:
Reserved, RES0.
Reserved, RES0.
Reserved, RAZ/WI.
Effective Streaming SVE Vector Length (SVL).
Constrains the effective Streaming SVE vector register length for all Exception levels to (LEN+1)*128 bits.
SVLbits only takes effect when the PE is in Streaming SVE mode.
An implementation is permitted to include any set of Streaming SVE vector lengths that are powers of two, from 128 bits to 2048 bits inclusive.
For all purposes other than returning the result of a direct read of SMCR_EL3, this field selects the effective vector length as follows:
If the requested length is smaller than the minimum implemented Streaming SVE vector length, then the minimum implemented Streaming SVE vector length is used.
If the requested length is not implemented, then the requested length rounded down to the nearest implemented Streaming SVE vector length is used.
Otherwise, the requested length is used.
An indirect read of SMCR_EL3.LEN appears to occur in program order relative to a direct write of the same register, without the need for explicit synchronization.
The reset behavior of this field is:
Accesses to this register use the following encodings in the System register encoding space:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b110 | 0b0001 | 0b0010 | 0b110 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then UNDEFINED; elsif PSTATE.EL == EL2 then UNDEFINED; elsif PSTATE.EL == EL3 then if CPTR_EL3.ESM == '0' then AArch64.SystemAccessTrap(EL3, 0x1D); else return SMCR_EL3;
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b11 | 0b110 | 0b0001 | 0b0010 | 0b110 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then UNDEFINED; elsif PSTATE.EL == EL2 then UNDEFINED; elsif PSTATE.EL == EL3 then if CPTR_EL3.ESM == '0' then AArch64.SystemAccessTrap(EL3, 0x1D); else SMCR_EL3 = X[t];
3020/09/2021 1412:5337; 092b4e1bbfbb45a293b198f9330c5f529ead2b0fd4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |