The TRCCIDCCTLR0 characteristics are:
Contains Context identifier mask values for the TRCCIDCVR<n> registers, for n = 0 to 3.
External register TRCCIDCCTLR0 bits [31:0] are architecturally mapped to AArch64 System register TRCCIDCCTLR0[31:0].
This register is present only when FEAT_ETE is implemented, TRCIDR4.NUMCIDC > 0x0 and TRCIDR2.CIDSIZE > 0b00000. Otherwise, direct accesses to TRCCIDCCTLR0 are RES0.
TRCCIDCCTLR0 is a 32-bit register.
TRCCIDCVR3 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR3. Each bit in this field corresponds to a byte in TRCCIDCVR3.
COMP3[<m>] | Meaning |
---|---|
0b0 |
The trace unit includes TRCCIDCVR3[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
0b1 |
The trace unit ignores TRCCIDCVR3[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
This bit is RES0 if m >= TRCIDR2.CIDSIZE.
The reset behavior of this field is:
Reserved, RES0.
TRCCIDCVR2 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR2. Each bit in this field corresponds to a byte in TRCCIDCVR2.
COMP2[<m>] | Meaning |
---|---|
0b0 |
The trace unit includes TRCCIDCVR2[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
0b1 |
The trace unit ignores TRCCIDCVR2[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
This bit is RES0 if m >= TRCIDR2.CIDSIZE.
The reset behavior of this field is:
Reserved, RES0.
TRCCIDCVR1 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR1. Each bit in this field corresponds to a byte in TRCCIDCVR1.
COMP1[<m>] | Meaning |
---|---|
0b0 |
The trace unit includes TRCCIDCVR1[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
0b1 |
The trace unit ignores TRCCIDCVR1[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
This bit is RES0 if m >= TRCIDR2.CIDSIZE.
The reset behavior of this field is:
Reserved, RES0.
TRCCIDCVR0 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR0. Each bit in this field corresponds to a byte in TRCCIDCVR0.
COMP0[<m>] | Meaning |
---|---|
0b0 |
The trace unit includes TRCCIDCVR0[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
0b1 |
The trace unit ignores TRCCIDCVR0[(m×8+7):(m×8)] when it performs the Context identifier comparison. |
This bit is RES0 if m >= TRCIDR2.CIDSIZE.
The reset behavior of this field is:
Reserved, RES0.
If software uses the TRCCIDCVR<n> registers, for n = 0 to 3, then it must program this register.
If software sets a mask bit to 1 then it must program the relevant byte in TRCCIDCVR<n> to 0x00.
If any bit is 1 and the relevant byte in TRCCIDCVR<n> is not 0x00, the behavior of the Context Identifier Comparator is CONSTRAINED UNPREDICTABLE. In this scenario the comparator might match unexpectedly or might not match.
Writes are CONSTRAINED UNPREDICTABLE if the trace unit is not in the Idle state.
Component | Offset | Instance |
---|---|---|
ETE | 0x680 | TRCCIDCCTLR0 |
This interface is accessible as follows:
20/09/2021 12:37; d4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.