(old) | htmldiff from- | (new) |
The CNTCV characteristics are:
Indicates the current count value.
The power domain of CNTCV is IMPLEMENTATION DEFINED.
For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.
CNTCV is a 64-bit register.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CountValue | |||||||||||||||||||||||||||||||
CountValue |
Indicates the counter value.
The reset behavior of this field is:
Frame | Accessibility |
---|---|
CNTControlBase | RW |
CNTReadBase | RO |
A write to CNTCV must be visible in the CNTPCT register of each running processor in a finite time.
For the instance of the register in the CNTControlBase frame:
In an implementation that supports 64-bit atomic memory accesses, this register must be accessible using a 64-bit atomic access.
Component | Frame | Offset | Instance | Range |
---|---|---|---|---|
Timer | CNTControlBase | 0x008 | CNTCV | 63:0 |
Accesses on this interface are RW.
Component | Frame | Offset | Instance | Range |
---|---|---|---|---|
Timer | CNTReadBase | 0x000 | CNTCV | 63:0 |
Accesses on this interface are RO.
3020/09/2021 1412:5337; 092b4e1bbfbb45a293b198f9330c5f529ead2b0fd4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |