The GICC_STATUSR characteristics are:
Provides software with a mechanism to detect:
This register is present only when FEAT_GICv3_LEGACY is implemented. Otherwise, direct accesses to GICC_STATUSR are RES0.
If the GIC implementation supports two Security states this register is Banked to provide Secure and Non-secure copies.
This register is used only when System register access is not enabled. If System register access is enabled, this register is not updated. Equivalent functionality might be provided by appropriate traps and exceptions.
GICC_STATUSR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | ASV | WROD | RWOD | WRD | RRD |
Reserved, RES0.
Attempted security violation.
ASV | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
A Non-secure access to a Secure register has been detected. |
This bit is not set to 1 for registers where any of the fields are Non-secure.
Write to an RO location.
WROD | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
A write to an RO location has been detected. |
When a violation is detected, software must write 1 to this register to reset it.
Read of a WO location.
RWOD | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
A read of a WO location has been detected. |
When a violation is detected, software must write 1 to this register to reset it.
Write to a reserved location.
WRD | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
A write to a reserved location has been detected. |
When a violation is detected, software must write 1 to this register to reset it.
Read of a reserved location.
RRD | Meaning |
---|---|
0b0 |
Normal operation. |
0b1 |
A read of a reserved location has been detected. |
When a violation is detected, software must write 1 to this register to reset it.
This is an optional register. If the register is not implemented, the location is RAZ/WI.
If this register is implemented, GICV_STATUSR must also be implemented.
Component | Offset | Instance |
---|---|---|
GIC CPU interface | 0x002C | GICC_STATUSR (S) |
This interface is accessible as follows:
Component | Offset | Instance |
---|---|---|
GIC CPU interface | 0x002C | GICC_STATUSR (NS) |
This interface is accessible as follows:
20/09/2021 12:37; d4a233ffbdfb36e47856c443a7ce9a85f5e501ca
Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.