The TRCITEEDCR characteristics are:
Controls instrumentation trace filtering.
This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented and TRCIDR0.ITE == 1. Otherwise, direct accesses to TRCITEEDCR are RES0.
TRCITEEDCR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | RL | S | NS | E3 | E2 | E1 | E0 |
Reserved, RES0.
Instrumentation Trace in Realm state.
RL | Meaning |
---|---|
0b0 |
Instrumentation trace prohibited in Realm state. |
0b1 |
Instrumentation trace permitted in Realm state. |
Used in conjunction with TRCCONFIGR.ITO and TRCITEEDCR.E<m> to control whether Instrumentation trace is permitted or prohibited in Realm state.
This field is ignored when SelfHostedTraceEnabled() returns TRUE.
The reset behavior of this field is:
Reserved, RES0.
Instrumentation Trace in Secure state.
S | Meaning |
---|---|
0b0 |
Instrumentation trace prohibited in Secure state. |
0b1 |
Instrumentation trace permitted in Secure state. |
Used in conjunction with TRCCONFIGR.ITO and TRCITEEDCR.E<m> to control whether Instrumentation trace is permitted or prohibited in Secure state.
This field is ignored when SelfHostedTraceEnabled() returns TRUE.
The reset behavior of this field is:
Reserved, RES0.
Instrumentation Trace in Non-secure state.
NS | Meaning |
---|---|
0b0 |
Instrumentation trace prohibited in Non-secure state. |
0b1 |
Instrumentation trace permitted in Non-secure state. |
Used in conjunction with TRCCONFIGR.ITO and TRCITEEDCR.E<m> to control whether Instrumentation trace is permitted or prohibited in Non-secure state.
This field is ignored when SelfHostedTraceEnabled() returns TRUE.
The reset behavior of this field is:
Reserved, RES0.
Instrumentation Trace Enable at EL3.
E3 | Meaning |
---|---|
0b0 |
Instrumentation trace prohibited at EL3. |
0b1 |
Instrumentation trace permitted at EL3. |
This field is ignored when SelfHostedTraceEnabled() returns TRUE.
The reset behavior of this field is:
Reserved, RES0.
Instrumentation Trace Enable at EL<m>.
E<m> | Meaning |
---|---|
0b0 |
Instrumentation trace prohibited at EL<m>. |
0b1 |
Instrumentation trace permitted at EL<m>. |
Used in conjunction with TRCCONFIGR.ITO, TRCITEEDCR.NS, TRCITEEDCR.S, and TRCITEEDCR.RL to control whether Instrumentation trace is permitted or prohibited at EL<m> in the specified security states.
This field is ignored when SelfHostedTraceEnabled() returns TRUE.
E<2> is RES0 if EL2 is not implemented in any security states.
The reset behavior of this field is:
Writes are CONSTRAINED UNPREDICTABLE if the trace unit is not in the Idle state.
Component | Offset | Instance |
---|---|---|
ETE | 0x048 | TRCITEEDCR |
This interface is accessible as follows:
30/09/2022 15:58; 21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.