The MPIDR characteristics are:
In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.
AArch32 System register MPIDR bits [31:0] are architecturally mapped to AArch64 System register MPIDR_EL1[31:0].
This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to MPIDR are UNDEFINED.
In a uniprocessor system, Arm recommends that each Aff<n> field of this register returns a value of 0.
MPIDR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
M | U | RES0 | MT | Aff2 | Aff1 | Aff0 |
Indicates whether this implementation includes the functionality introduced by the Armv7 Multiprocessing Extensions.
M | Meaning |
---|---|
0b0 |
This implementation does not include the Armv7 Multiprocessing Extensions functionality. |
0b1 |
This implementation includes the Armv7 Multiprocessing Extensions functionality. |
Access to this field is RAO/WI.
Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system.
U | Meaning |
---|---|
0b0 |
Processor is part of a multiprocessor system. |
0b1 |
Processor is part of a uniprocessor system. |
Reserved, RES0.
Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. See the description of Aff0 for more information about affinity levels.
MT | Meaning |
---|---|
0b0 |
Performance of PEs with different affinity level 0 values, and the same values for affinity level 1 and higher, is largely independent. |
0b1 |
Performance of PEs with different affinity level 0 values, and the same values for affinity level 1 and higher, is very interdependent. |
Affinity level 2. See the description of Aff0 for more information.
Affinity level 1. See the description of Aff0 for more information.
Affinity level 0. This is the affinity level that is most significant for determining PE behavior. Higher affinity levels are increasingly less significant in determining PE behavior. The assigned value of the MPIDR.{Aff2, Aff1, Aff0} or MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.
Accesses to this register use the following encodings in the System register encoding space:
coproc | opc1 | CRn | CRm | opc2 |
---|---|---|---|---|
0b1111 | 0b000 | 0b0000 | 0b0000 | 0b101 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T0 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T0 == '1' then AArch32.TakeHypTrapException(0x03); elsif EL2Enabled() && !ELUsingAArch32(EL2) then R[t] = VMPIDR_EL2<31:0>; elsif EL2Enabled() && ELUsingAArch32(EL2) then R[t] = VMPIDR; else R[t] = MPIDR; elsif PSTATE.EL == EL2 then R[t] = MPIDR; elsif PSTATE.EL == EL3 then R[t] = MPIDR;
05/07/2022 17:07; b0421fa9a8865165f9b91af9b4a566111f866305
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.