The GICR_ISPENDR<n>E characteristics are:
Adds the pending state to the corresponding PPI.
This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICR_ISPENDR<n>E are RES0.
A copy of this register is provided for each Redistributor.
GICR_ISPENDR<n>E is a 32-bit register.
For the extended PPIs, adds the pending state to interrupt number x. Reads and writes have the following behavior:
Set_pending_bit<x> | Meaning |
---|---|
0b0 | If read, indicates that the corresponding interrupt is not pending on this PE. If written, has no effect. |
0b1 | If read, indicates that the corresponding interrupt is pending, or active and pending on this PE. If written, changes the state of the corresponding interrupt from inactive to pending, or from active to active and pending. This has no effect in the following cases:
|
The reset behavior of this field is:
For INTID m, when DIV and MOD are the integer division and modulo operations:
When affinity routing is not enabled for the Security state of an interrupt in GICR_ISPENDR<n>E, the corresponding bit is RES0.
When GICD_CTLR.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.
Bits corresponding to unimplemented interrupts are RAZ/WI.
Component | Frame | Offset | Instance |
---|---|---|---|
GIC Redistributor | SGI_base | 0x0200 + (4 * n) | GICR_ISPENDR<n>E |
Accesses to this interface are RW.
05/07/2022 17:08; b0421fa9a8865165f9b91af9b4a566111f866305
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.