no old file | htmldiff from- | (new) |
The SPMEVCNTR<n>_EL0 characteristics are:
Holds event counter n, which counts events, where n is 0 to 15.
This register is present only when FEAT_SPMU is implemented. Otherwise, direct accesses to SPMEVCNTR<n>_EL0 are UNDEFINED.
SPMEVCNTR<n>_EL0 is a 64-bit register.
63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
CNTR | |||||||||||||||||||||||||||||||
CNTR |
Event counter n.
The number of implemented bits for SPMEVCNTR<n>_EL0 is IMPLEMENTATION DEFINED. Unimplemented bits are RES0.
The reset behavior of this field is:
To access SPMEVCNTR<n>_EL0 for System PMU <s>, set SPMSELR_EL0.SYSPMUSEL to s and SPMSELR_EL0.BANK to n[5:4].
SPMEVCNTR<n>_EL0 reads-as-zero and ignores writes if event counter <n> is not implemented.
Accesses to this register use the following encodings in the System register encoding space:
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b10 | 0b011 | 0b1110 | 0b000:m[3] | m[2:0] |
integer m = UInt(CRm<0>:op2<2:0>); if PSTATE.EL == EL0 then X[t, 64] = SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m]; elsif PSTATE.EL == EL1 then X[t, 64] = SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m]; elsif PSTATE.EL == EL2 then X[t, 64] = SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m]; elsif PSTATE.EL == EL3 then X[t, 64] = SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m];
op0 | op1 | CRn | CRm | op2 |
---|---|---|---|---|
0b10 | 0b011 | 0b1110 | 0b000:m[3] | m[2:0] |
integer m = UInt(CRm<0>:op2<2:0>); if PSTATE.EL == EL0 then SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m] = X[t, 64]; elsif PSTATE.EL == EL1 then SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m] = X[t, 64]; elsif PSTATE.EL == EL2 then SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m] = X[t, 64]; elsif PSTATE.EL == EL3 then SPMEVCNTR_EL0[UInt(SPMSELR_EL0.SYSPMUSEL), m] = X[t, 64];
30/09/2022 15:57; 21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
no old file | htmldiff from- | (new) |