The MPAMF_AIDR characteristics are:
Identifies the version of the MPAM architecture that this MSC implements.
Note: The following values are defined for bits [7:0]:
0x01 == MPAM architecture v0.1
0x10 == MPAM architecture v1.0
0x11 == MPAM architecture v1.1
The power domain of MPAMF_AIDR is IMPLEMENTATION DEFINED.
This register is present only when FEAT_MPAM is implemented. Otherwise, direct accesses to MPAMF_AIDR are RES0.
The power and reset domain of each MSC component is specific to that component.
MPAMF_AIDR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | ArchMajorRev | ArchMinorRev |
Reserved, RES0.
Major revision of the MPAM architecture implemented by the MSC.
This table shows the only valid combinations of MPAM version numbers in an MSC. FORCE_NS functionality is only available in MPAM v0.1.
ArchMajorRev | ArchMinorRev | MPAMv | Available |
---|---|---|---|
0 | 0 | None. | |
0 | 1 | v0.1 | MPAMv1.0 + MPAMv1.1 + FORCE_NS |
1 | 0 | v1.0 | MPAMv1.0 |
1 | 1 | v1.1 | MPAMv1.0 + MPAMv1.1 - FORCE_NS |
Use of MPAMv0.1 in MSCs is restricted to limited circumstances. The MSC must be able to initiate requests in the Secure address space which have MPAM PARTID forced to the Non-secure space with that forcing not controllable or observable by the software that configures the device for Secure requests. Please contact Arm before setting MPAMF_AIDR to report MPAMv0.1.
Minor revision of the MPAM architecture implemented by the MSC.
See the table in the description of the ArchMajorRev field in this register.
This register is within the MPAM feature page memory frames.
In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.
MPAMF_AIDR is read-only.
MPAMF_AIDR must be readable from the Secure, Non-secure, Root, and Realm MPAM feature pages.
MPAMF_AIDR must have the same contents in the Secure, Non-secure, Root, and Realm MPAM feature pages.
Component | Frame | Offset | Instance |
---|---|---|---|
MPAM | MPAMF_BASE_s | 0x0020 | MPAMF_AIDR_s |
Accesses to this interface are RO.
Component | Frame | Offset | Instance |
---|---|---|---|
MPAM | MPAMF_BASE_ns | 0x0020 | MPAMF_AIDR_ns |
Accesses to this interface are RO.
Component | Frame | Offset | Instance |
---|---|---|---|
MPAM | MPAMF_BASE_rt | 0x0020 | MPAMF_AIDR_rt |
When FEAT_RME is implemented, accesses to this interface are RO.
Component | Frame | Offset | Instance |
---|---|---|---|
MPAM | MPAMF_BASE_rl | 0x0020 | MPAMF_AIDR_rl |
When FEAT_RME is implemented, accesses to this interface are RO.
05/07/2022 17:08; b0421fa9a8865165f9b91af9b4a566111f866305
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.