The TRCLAR characteristics are:
Used to lock and unlock the Software Lock.
Note that ETE does not implement the Software Lock.
For additional information, see the CoreSight Architecture Specification.
This register is present only when FEAT_ETE is implemented and the Software Lock is implemented. Otherwise, direct accesses to TRCLAR are RES0.
TRCLAR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
KEY |
Software Lock Key.
A value of 0xC5ACCE55 unlocks the Software Lock.
Any other value locks the Software Lock.
Reserved, RES0.
External debugger accesses to this register are unaffected by the OS Lock.
Component | Offset | Instance |
---|---|---|
ETE | 0xFB0 | TRCLAR |
This interface is accessible as follows:
05/07/2022 17:08; b0421fa9a8865165f9b91af9b4a566111f866305
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.