(old) | htmldiff from- | (new) |
Add with carry long (bottom).
Add the even-numbered elements of the first source vector and the 1-bit carry from the least-significant bit of the odd-numbered elements of the second source vector to the even-numbered elements of the destination and accumulator vector. The 1-bit carry output is placed in the corresponding odd-numbered element of the destination vector.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | sz | 0 | Zm | 1 | 1 | 0 | 1 | 0 | 0 | Zn | Zda |
if !HaveSVE2() then UNDEFINED; integer esize = 32 << UInt(sz); integer n = UInt(Zn); integer m = UInt(Zm); integer da = UInt(Zda);
<Zda> | Is the name of the third source and destination scalable vector register, encoded in the "Zda" field. |
<T> |
Is the size specifier,
encoded in
sz:
|
<Zn> | Is the name of the first source scalable vector register, encoded in the "Zn" field. |
<Zm> | Is the name of the second source scalable vector register, encoded in the "Zm" field. |
CheckSVEEnabled(); integer pairs = VL DIV (esize * 2); bits(VL) operand = Z[n]; bits(VL) carries = Z[m]; bits(VL) result = Z[da]; for p = 0 to pairs-1 bits(esize) element1 = Elem[result, 2*p + 0, esize]; bits(esize) element2 = Elem[operand, 2*p + 0, esize]; bit carry_in = Elem[carries, 2*p + 1, esize]<0>; (res, nzcv) = AddWithCarry(element1, element2, carry_in); carry_out = nzcv<1>; Elem[result, 2*p + 0, esize] = res; Elem[result, 2*p + 1, esize] = ZeroExtend(carry_out); Z[da] = result;
If PSTATE.DIT is 1:
This instruction might be immediately preceded in program order by a MOVPRFX instruction.instruction Thethat conforms to all of the following requirements, otherwise the behavior of either or both instructions is MOVPRFXunpredictable instruction must conform to all of the following requirements, otherwise the behavior of the:
Internal version only: isa v31.05bv31.04, AdvSIMD v29.02, pseudocode v2019-12_rc3_1v2019-09_rc2_1, sve v2019-12_rc3v2019-09_rc3
; Build timestamp: 2019-12-13T112019-09-27T17:0228
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |