(old) | htmldiff from- | (new) |
Contiguous store halfwords from vector (scalar index).
Contiguous store of halfwords from elements of a vector register to the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 2 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements are not written to memory.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | size | Rm | 0 | 1 | 0 | Pg | Rn | Zt |
if !HaveSVE() then UNDEFINED; if size == '00' then UNDEFINED; if Rm == '11111' then UNDEFINED; integer t = UInt(Zt); integer n = UInt(Rn); integer m = UInt(Rm); integer g = UInt(Pg); integer esize = 8 << UInt(size); integer msize = 16;
<Zt> | Is the name of the scalable vector register to be transferred, encoded in the "Zt" field. |
<T> |
Is the size specifier,
encoded in
size:
|
<Pg> | Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field. |
<Xn|SP> | Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. |
<Xm> | Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field. |
CheckSVEEnabledCheckSVEEnabled();
integer elements = VL DIV esize;
bits(64) base;
bits(64) addr;
bits(PL) mask = P[g];
bits(64) offset =();
integer elements = VL DIV esize;
bits(64) base;
bits(64) addr;
bits(PL) mask = P[g];
bits(64) offset = X[m];
bits(VL) src = Z[t];
constant integer mbytes = msize DIV 8;
ifbits( VL) src = Z[t];
constant integer mbytes = msize DIV 8;
if HaveMTEExt() then() then SetNotTagCheckedInstruction(FALSE);
if n == 31 then SetTagCheckedInstruction(TRUE);
if n == 31 then
CheckSPAlignment();
base = SP[];
else
base = X[n];
for e = 0 to elements-1
addr = base + UInt(offset) * mbytes;
if ElemP(offset) * mbytes;
if ElemP[mask, e, esize] == '1' then[mask, e, esize] == '1' then
Mem[addr, mbytes, AccType_NORMAL] = Elem[src, e, esize]<msize-1:0>;
offset = offset + 1;
Internal version only: isa v31.05bv31.04, AdvSIMD v29.02, pseudocode v2019-12_rc3_1v2019-09_rc2_1, sve v2019-12_rc3v2019-09_rc3
; Build timestamp: 2019-12-13T112019-09-27T17:0228
Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |