SSBB

Speculative Store Bypass Barrier is a memory barrier which prevents speculative loads from bypassing earlier stores to the same virtual address under certain conditions.

The semantics of the Speculative Store Bypass Barrier are:

313029282726252423222120191817161514131211109876543210
11010101000000110011000010011111
CRmopc

System

SSBB

// No additional decoding required

Operation

SpeculativeStoreBypassBarrierToVA();


Internal version only: isa v31.05b, AdvSIMD v29.02, pseudocode v2019-12_rc3_1, sve v2019-12_rc3 ; Build timestamp: 2019-12-13T11:35

Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.