(old) | htmldiff from- | (new) |
Contiguous store two-byte structures from two vectors (immediate index).
Contiguous store two-byte structures, each from the same element number in two vector registers to the memory address generated by a 64-bit scalar base and an immediate index which is a multiple of 2 in the range -16 to 14 that is multiplied by the vector's in-memory size, irrespective of predication,
Each predicate element applies to the same element number in each of the two vector registers, or equivalently to the two consecutive bytes in memory which make up each structure. Inactive structures are not written to memory.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | imm4 | 1 | 1 | 1 | Pg | Rn | Zt | |||||||||||||
msz<1> | msz<0> |
if !HaveSVE() then UNDEFINED; integer t = UInt(Zt); integer n = UInt(Rn); integer g = UInt(Pg); integer esize = 8; integer offset = SInt(imm4); integer nreg = 2;
<Zt1> | Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field. |
<Zt2> | Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32. |
<Pg> | Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field. |
<Xn|SP> | Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. |
<imm> | Is the optional signed immediate vector offset, a multiple of 2 in the range -16 to 14, defaulting to 0, encoded in the "imm4" field. |
CheckSVEEnabled();
integer elements = VL DIV esize;
bits(64) base;
bits(64) addr;
bits(PL) mask = P[g];
constant integer mbytes = esize DIV 8;
array [0..1] of bits(VL) values;
ifif n == 31 then
if HaveMTEExtLastActiveElement() then(mask, esize) >= 0 || SetTagCheckedInstruction(n != 31);
if !AnyActiveElement(mask, esize) then
if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEACTIVE) then
CheckSPAlignment();
else
if n == 31 then if CheckSPAlignmentHaveMTEExt();
base = if n == 31 then() then SetTagCheckedInstruction(FALSE);
base = SP[];
else
if HaveMTEExt() then SetTagCheckedInstruction[] else(TRUE);
base = X[n];
for r = 0 to nreg-1
values[r] = Z[(t+r) MOD 32];
addr = base + offset * elements * nreg * mbytes;
for e = 0 to elements-1
for r = 0 to nreg-1
if ElemP[mask, e, esize] == '1' then
integer eoff = (offset * elements * nreg) + (e * nreg) + r;
bits(64) addr = base + eoff * mbytes;[mask, e, esize] == '1' then
Mem[addr, mbytes, AccType_NORMAL] = Elem[values[r], e, esize];[values[r], e, esize];
addr = addr + mbytes;
Internal version only: isa v32.13v32.12, AdvSIMD v29.05v29.04, pseudocode v2020-12v2020-09_xml, sve v2020-12v2020-09_rc2b
; Build timestamp: 2020-12-16T142020-09-30T19:4116
Copyright © 2010-2020 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.
(old) | htmldiff from- | (new) |