Entitlements could not be checked due to an error reaching the service. Showing non-confidential search results only.
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
ListGrid
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).
A rendering error occurred: Loading CSS chunk 1 failed. (/dist/Developer2-0/static/css/1.d61fa5fe.chunk.css).

Arm Flexible Access

Start designing now

Arm Flexible Access gives you quick and easy access to this IP, relevant tools and models, and valuable support. You can evaluate and design solutions before committing to production, and only pay when you are ready to manufacture.

Arm Flexible Access Tiers:
  • DesignStart Tier
  • Entry Tier
  • Standard Tier

regions configured in the TZC-400 and the source from where the AXI-low power signals are coming to TZC-400

Where does the 9 regions supported by the TZC-400 are present and the source from where the AXI-low power signals are connected to TZC-400

Architectures and Processors forum

Exception return for Cortex-M7

I have a function that generates an UsageFault exception for test: intUsageFault_Trigger_UnalignedAccess(void){ int r = 0; volatile unsigned int* p; /* Not word aligned address */ p = (unsigned int*)0x20000002; /* Load word from unaligned address raises exception */ r = *p; return r;} When the program jumps to UsageFault_Handler(), I extract the SP and then I call a C routine to print some debug info - Pmd_Fault_Handler() voidUsageFault_Handler(void){ __asm__("TST LR, #4; "); __asm__("ITE EQ; "); __asm__("MRSEQ R0, MSP; "); __asm__("MRSNE R0, PSP; "); __asm__("MOV R1, LR; "); __asm__("b Pmd_Fault_Handler "); //...... __asm__("BX LR "); } voidPmd_Fault_Handler (uint32_t* pSP, int32_t exc){ regsss[0] = pSP[0]; regsss[1] = pSP[1]; regsss[2] = pSP[2]; regsss[3] = pSP[3]; regsss[4] = pSP[4]; regsss[5] = pSP[5]; regsss[6] = pSP[6]; regsss[7] = pSP[7]; ..... return; } PROBLEM: When returning from Pmd_Fault_Handler(), the program jump again to the beginning of this function instead of returning to UsageFault_Handler() The overall scope for me is to return from UsageFault_Handler() in a controlled manner and to continue execution from the next instruction from the caller of UsageFault_Trigger_UnalignedAccess(), but I cannot reach this - __asm__("BX LR "); - to be able to return from exception. Thanks!

Architectures and Processors forum

Why is the ACELS interface of the R82 prohibited from non-modifiable bursts?

Why is the ACELS interface of the R82 prohibited from non-modifiable bursts?

Architectures and Processors forum
Not
Answered
regions configured in the TZC-400 and the source from where the AXI-low power signals are coming to TZC-400
Architectures and Processors forum0 Votes360 Views1 Repliesby sreeja vasiLatest: 8 months ago
Answer
Suggested
Exception return for Cortex-M7
Architectures and Processors forum0 Votes451 Views4 Repliesby Dan DanLatest: 8 months ago
Not
Answered
Why is the ACELS interface of the R82 prohibited from non-modifiable bursts?
Architectures and Processors forum0 Votes146 Views0 Repliesby Chen HaomingLatest: 8 months ago