Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Heliumuint64_t[__arm_]urshrl(uint64_t value, const int shift)64-bit arithmetic / Rounding shift right long
Description
Unsigned rounding shift right by 1 to 32 bits of a 64 bit value stored in two general-purpose registers.
Results
[RdaHi,RdaLo] result
This intrinsic compiles to the following instructions:

URSHRL RdaLo,RdaHi,#shift

Argument Preparation
value register: [RdaHi,RdaLo]shift minimum: 1; maximum: 32
Architectures
MVE