[__arm_]vaddq[_n_f16]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | float16x8_t | [__arm_]vaddq[_n_f16] | (float16x8_t a, float16_t b) | Vector arithmetic / Add / Addition | |
Description Add the value of the elements in the first source vector register to either the respective elements in the second source vector register or a general-purpose register. The result is then written to the destination vector register. Results Qd result This intrinsic compiles to the following instructions: VADD.F16 Argument Preparation a register: Qnb register: Rm Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.