[__arm_]vaddvq[_s16]
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Helium | int32_t | [__arm_]vaddvq[_s16] | (int16x8_t a) | Vector arithmetic / Add / Addition | |
Description Add across the elements of a vector accumulating the result into a scalar. The initial value of the general-purpose destination register can optionally be added to the result. Results Rda result This intrinsic compiles to the following instructions: VADDV.S16 Argument Preparation a register: Qm Architectures MVE |
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.