[__arm_]vaddvq_p[_s8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int32_t | [__arm_]vaddvq_p[_s8] | (int8x16_t a, mve_pred16_t p) | Vector arithmetic / Add / Addition | |
Description Add across the elements of a vector accumulating the result into a scalar. The initial value of the general-purpose destination register can optionally be added to the result. Results Rda result This intrinsic compiles to the following instructions: VMSR VPST VADDVT.S8 Argument Preparation a register: Qmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.