SIMD ISAReturn TypeNameArgumentsInstruction Group
Heliumint32x4_t[__arm_]vandq_x[_s32](int32x4_t a, int32x4_t b, mve_pred16_t p)Logical / AND
Description
Compute a bitwise AND of a vector register with another vector register. The result is written to the destination vector register.
Results
Qd result
This intrinsic compiles to the following instructions:

VMSR P0,Rp

VPST

VANDT Qd,Qn,Qm

Argument Preparation
a register: Qnb register: Qmp register: Rp
Architectures
MVE