[__arm_]vhaddq_x[_n_u8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | uint8x16_t | [__arm_]vhaddq_x[_n_u8] | (uint8x16_t a, uint8_t b, mve_pred16_t p) | Vector arithmetic / Add / Addition | |
Description Add the value of the elements in the first source vector register to either the respective elements in the second source vector register or a general-purpose register. The result is halved before being written to the destination vector register. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VHADDT.U8 Argument Preparation a register: Qnb register: Rmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.