[__arm_]vmulltq_int_m[_s32]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int64x2_t | [__arm_]vmulltq_int_m[_s32] | (int64x2_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) | Vector arithmetic / Multiply / Multiplication | |
Description Performs an element-wise integer multiplication of two single-width source operand elements. These are selected from either the top half (T variant) or bottom half (B variant) of double-width source vector register elements. The operation produces a double-width result. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VMULLTT.S32 Argument Preparation inactive register: Qda register: Qnb register: Qmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.