[__arm_]vmulq_m[_n_f16]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | float16x8_t | [__arm_]vmulq_m[_n_f16] | (float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p) | Vector arithmetic / Multiply / Multiplication | |
Description Multiply the value of the elements in the first source vector register by either the respective elements in the second source vector register or a general-purpose register. The result is then written to the destination vector register. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VMULT.F16 Argument Preparation inactive register: Qda register: Qnb register: Rmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.