Search all intrinsics
SIMD ISAReturn TypeNameArgumentsInstruction Group
Heliumint32x4_t[__arm_]vmvnq_m[_n_s32](int32x4_t inactive, const int32_t imm, mve_pred16_t p)Logical / Bitwise NOT
Description
Set each element of a vector register to the bitwise inverse of the immediate operand value. The immediate is generated by the AdvSIMDExpandImm() function based on the requested data type and immediate value.
Results
Qd result
This intrinsic compiles to the following instructions:

VMSR P0,Rp

VPST

VMVNT.I32 Qd,#imm

Argument Preparation
inactive register: Qdimm p register: Rp
Architectures
MVE