[__arm_]vmvnq_x[_u16]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | uint16x8_t | [__arm_]vmvnq_x[_u16] | (uint16x8_t a, mve_pred16_t p) | Logical / Bitwise NOT | |
Description Bitwise invert the value of a vector register and place the result in another vector register. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VMVNT Argument Preparation a register: Qmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.