[__arm_]vorrq_m[_s8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int8x16_t | [__arm_]vorrq_m[_s8] | (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) | Logical / OR | |
Description Compute a bitwise OR of a vector register with another vector register. The result is written to the destination vector register. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VORRT Argument Preparation inactive register: Qda register: Qnb register: Qmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.