SIMD ISAReturn TypeNameArgumentsInstruction Group
Heliumuint16x8_t[__arm_]vqshlq_m_r[_u16](uint16x8_t a, int32_t b, mve_pred16_t p)Shift / Left / Vector saturating shift left
Description
The register variants shift each element of a vector register by the value specified in a source register. The direction of the shift depends on the sign of the element from the second vector register. The immediate variant shifts each element of a vector register to the left by the immediate value. The vector variant shifts each element of the first vector by a value from the least significant byte of the corresponding element of the second vector and places the results in the destination vector. The unsigned variant produces unsigned results, although the operands are signed.
Results
Qda result
This intrinsic compiles to the following instructions:

VMSR P0,Rp

VPST

VQSHLT.U16 Qda,Rm

Argument Preparation
a register: Qdab register: Rmp register: Rp
Architectures
MVE