[__arm_]vrev64q[_s8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int8x16_t | [__arm_]vrev64q[_s8] | (int8x16_t a) | Vector manipulation / Reverse elements | |
Description Reverse the order of 8-bit, 16-bit or 32-bit elements within each doubleword of the source vector register and places the result in the destination vector register. Results Qd result This intrinsic compiles to the following instructions: VREV64.8 Argument Preparation a register: Qm Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.