[__arm_]vrev64q_m[_s8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int8x16_t | [__arm_]vrev64q_m[_s8] | (int8x16_t inactive, int8x16_t a, mve_pred16_t p) | Vector manipulation / Reverse elements | |
Description Reverse the order of 8-bit, 16-bit or 32-bit elements within each doubleword of the source vector register and places the result in the destination vector register. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VREV64T.8 Argument Preparation inactive register: Qda register: Qmp register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.