[__arm_]vrshrq[_n_u8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | uint8x16_t | [__arm_]vrshrq[_n_u8] | (uint8x16_t a, const int imm) | Shift / Right / Vector rounding shift right | |
Description The immediate variant shifts each element of a vector register to the right by the immediate value. Results Qd result This intrinsic compiles to the following instructions: VRSHR.U8 Argument Preparation a register: Qmimm minimum: 1; maximum: 8 Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.