[__arm_]vshlltq_m[_n_s8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int16x8_t | [__arm_]vshlltq_m[_n_s8] | (int16x8_t inactive, int8x16_t a, const int imm, mve_pred16_t p) | Shift / Left / Vector shift left | |
Description Selects an element of 8 or 16-bits from either the top half (T variant) or bottom half (B variant) of each source element, performs a left shift by an immediate value, performs a signed or unsigned left shift by an immediate value and places the 16 or 32-bit results in the destination vector. Results Qd result This intrinsic compiles to the following instructions: VMSR VPST VSHLLTT.S8 Argument Preparation inactive register: Qda register: Qmimm minimum: 1; maximum: 8p register: Rp Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.