[__arm_]vshrq[_n_s8]
| SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
|---|---|---|---|---|---|
| Helium | int8x16_t | [__arm_]vshrq[_n_s8] | (int8x16_t a, const int imm) | Shift / Right / Vector shift right | |
Description Shifts each element of a vector register to the right by the immediate value. Results Qd result This intrinsic compiles to the following instructions: VSHR.S8 Argument Preparation a register: Qmimm minimum: 1; maximum: 8 Architectures MVE | |||||
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.