SIMD ISAReturn TypeNameArgumentsInstruction Group
Neonint16x8_tvabal_s8(int16x8_t a, int8x8_t b, int8x8_t c)Vector arithmetic / Absolute / Widening absolute difference and accumulate
Description
Signed Absolute difference and Accumulate Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.
Results
Vd.8H result
This intrinsic compiles to the following instructions:

SABAL Vd.8H,Vn.8B,Vm.8B

Argument Preparation
a register: Vd.8Hb register: Vn.8Bc register: Vm.8B
Architectures
v7, A32, A64

Operation

CheckFPAdvSIMDEnabled64();
bits(datasize)   operand1 = Vpart[n, part];
bits(datasize)   operand2 = Vpart[m, part];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) absdiff;

result = if accumulate then V[d] else Zeros();
for e = 0 to elements-1
    element1 = Int(Elem[operand1, e, esize], unsigned);
    element2 = Int(Elem[operand2, e, esize], unsigned);
    absdiff = Abs(element1 - element2)<2*esize-1:0>;
    Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
V[d] = result;