vaddl_u32
SIMD ISA | Return Type | Name | Arguments | Instruction Group | |
---|---|---|---|---|---|
Neon | uint64x2_t | vaddl_u32 | (uint32x2_t a, uint32x2_t b) | Vector arithmetic / Add / Widening addition | |
Description Unsigned Add Long (vector). This instruction adds each vector element in the lower or upper half of the first source SIMD&FP register to the corresponding vector element of the second source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are unsigned integer values. Results Vd.2D result This intrinsic compiles to the following instructions: UADDL Argument Preparation a register: Vn.2Sb register: Vm.2S Architectures v7, A32, A64 Operation
|
Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved.